CZ293714B6 - Způsob pro ošetřování výjimek u spekulativních instrukcí a zařízení k provádění tohoto způsobu - Google Patents

Způsob pro ošetřování výjimek u spekulativních instrukcí a zařízení k provádění tohoto způsobu Download PDF

Info

Publication number
CZ293714B6
CZ293714B6 CZ19972084A CZ208497A CZ293714B6 CZ 293714 B6 CZ293714 B6 CZ 293714B6 CZ 19972084 A CZ19972084 A CZ 19972084A CZ 208497 A CZ208497 A CZ 208497A CZ 293714 B6 CZ293714 B6 CZ 293714B6
Authority
CZ
Czechia
Prior art keywords
exception
speculative
instruction
register
bit
Prior art date
Application number
CZ19972084A
Other languages
Czech (cs)
English (en)
Other versions
CZ208497A3 (en
Inventor
Kemal Ebcioglu
Gabriel Mauricio Silberman
Original Assignee
International Business Machines Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corporation filed Critical International Business Machines Corporation
Publication of CZ208497A3 publication Critical patent/CZ208497A3/cs
Publication of CZ293714B6 publication Critical patent/CZ293714B6/cs

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G06F9/3865—Recovery, e.g. branch miss-prediction, exception handling using deferred exception handling, e.g. exception flags
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G06F9/3863—Recovery, e.g. branch miss-prediction, exception handling using multiple copies of the architectural state, e.g. shadow registers

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
CZ19972084A 1995-01-24 1996-01-09 Způsob pro ošetřování výjimek u spekulativních instrukcí a zařízení k provádění tohoto způsobu CZ293714B6 (cs)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/377,563 US5799179A (en) 1995-01-24 1995-01-24 Handling of exceptions in speculative instructions
PCT/EP1996/000060 WO1996023254A1 (fr) 1995-01-24 1996-01-09 Traitement des exceptions dans des instructions speculatives

Publications (2)

Publication Number Publication Date
CZ208497A3 CZ208497A3 (en) 1997-12-17
CZ293714B6 true CZ293714B6 (cs) 2004-07-14

Family

ID=23489627

Family Applications (1)

Application Number Title Priority Date Filing Date
CZ19972084A CZ293714B6 (cs) 1995-01-24 1996-01-09 Způsob pro ošetřování výjimek u spekulativních instrukcí a zařízení k provádění tohoto způsobu

Country Status (10)

Country Link
US (1) US5799179A (fr)
EP (1) EP0804759B1 (fr)
JP (1) JP3093624B2 (fr)
KR (1) KR100290269B1 (fr)
CN (1) CN1109966C (fr)
CA (1) CA2203124C (fr)
CZ (1) CZ293714B6 (fr)
DE (1) DE69600995T2 (fr)
PL (1) PL181901B1 (fr)
WO (1) WO1996023254A1 (fr)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5778219A (en) * 1990-12-14 1998-07-07 Hewlett-Packard Company Method and system for propagating exception status in data registers and for detecting exceptions from speculative operations with non-speculative operations
US6185668B1 (en) * 1995-12-21 2001-02-06 Intergraph Corporation Method and apparatus for speculative execution of instructions
US5872990A (en) * 1997-01-07 1999-02-16 International Business Machines Corporation Reordering of memory reference operations and conflict resolution via rollback in a multiprocessing environment
US6505296B2 (en) 1997-10-13 2003-01-07 Hewlett-Packard Company Emulated branch effected by trampoline mechanism
AU1078099A (en) * 1997-10-13 1999-05-03 Institute For The Development Of Emerging Architectures, Llc Method and apparatus for optimizing instruction execution
US6044454A (en) * 1998-02-19 2000-03-28 International Business Machines Corporation IEEE compliant floating point unit
US6260190B1 (en) * 1998-08-11 2001-07-10 Hewlett-Packard Company Unified compiler framework for control and data speculation with recovery code
US6301705B1 (en) * 1998-10-01 2001-10-09 Institute For The Development Of Emerging Architectures, L.L.C. System and method for deferring exceptions generated during speculative execution
US6519694B2 (en) 1999-02-04 2003-02-11 Sun Microsystems, Inc. System for handling load errors having symbolic entity generator to generate symbolic entity and ALU to propagate the symbolic entity
US6453463B1 (en) * 1999-06-07 2002-09-17 Sun Microsystems, Inc. Method and apparatus for providing finer marking granularity for fields within objects
US6513109B1 (en) 1999-08-31 2003-01-28 International Business Machines Corporation Method and apparatus for implementing execution predicates in a computer processing system
US6487716B1 (en) 1999-10-08 2002-11-26 International Business Machines Corporation Methods and apparatus for optimizing programs in the presence of exceptions
US6658555B1 (en) * 1999-11-04 2003-12-02 International Business Machines Corporation Determining successful completion of an instruction by comparing the number of pending instruction cycles with a number based on the number of stages in the pipeline
US6766447B1 (en) * 2000-01-25 2004-07-20 Dell Products L.P. System and method of preventing speculative reading during memory initialization
US6631460B1 (en) 2000-04-27 2003-10-07 Institute For The Development Of Emerging Architectures, L.L.C. Advanced load address table entry invalidation based on register address wraparound
US7240186B2 (en) * 2001-07-16 2007-07-03 Hewlett-Packard Development Company, L.P. System and method to avoid resource contention in the presence of exceptions
DE60131907D1 (de) * 2001-10-08 2008-01-24 Ericsson Telefon Ab L M Hidden-job-startpräperation in einem anweisungsparallelen prozessorsystem
US7114059B2 (en) * 2001-11-05 2006-09-26 Intel Corporation System and method to bypass execution of instructions involving unreliable data during speculative execution
JP3900485B2 (ja) * 2002-07-29 2007-04-04 インターナショナル・ビジネス・マシーンズ・コーポレーション 最適化装置、コンパイラプログラム、最適化方法、及び記録媒体
WO2004051450A2 (fr) * 2002-12-04 2004-06-17 Koninklijke Philips Electronics N.V. Commande logicielle de la dissipation de puissance de microprocesseur
US7263600B2 (en) * 2004-05-05 2007-08-28 Advanced Micro Devices, Inc. System and method for validating a memory file that links speculative results of load operations to register values
WO2006022202A1 (fr) * 2004-08-27 2006-03-02 Matsushita Electric Industrial Co., Ltd. Appareil de traitement de donnees et circuit de gestion d'exceptions
US8312297B2 (en) * 2005-04-21 2012-11-13 Panasonic Corporation Program illegiblizing device and method
US8024714B2 (en) 2006-11-17 2011-09-20 Microsoft Corporation Parallelizing sequential frameworks using transactions
US8010550B2 (en) 2006-11-17 2011-08-30 Microsoft Corporation Parallelizing sequential frameworks using transactions
US7860847B2 (en) * 2006-11-17 2010-12-28 Microsoft Corporation Exception ordering in contention management to support speculative sequential semantics
JP5154119B2 (ja) * 2007-03-26 2013-02-27 テレフオンアクチーボラゲット エル エム エリクソン（パブル） プロセッサ
US20110047358A1 (en) * 2009-08-19 2011-02-24 International Business Machines Corporation In-Data Path Tracking of Floating Point Exceptions and Store-Based Exception Indication
US8458684B2 (en) * 2009-08-19 2013-06-04 International Business Machines Corporation Insertion of operation-and-indicate instructions for optimized SIMD code
US8825982B2 (en) 2010-06-10 2014-09-02 Global Supercomputing Corporation Storage unsharing
US9996348B2 (en) 2012-06-14 2018-06-12 Apple Inc. Zero cycle load
US11068271B2 (en) 2014-07-28 2021-07-20 Apple Inc. Zero cycle move using free list counts
CN104598808B (zh) * 2015-01-08 2018-02-16 中国科学院信息工程研究所 基于寄存器架构的Android应用完整性验证方法
US10120656B1 (en) 2017-11-07 2018-11-06 Bank Of America Corporation Robotic process automation system for functional evaluation and improvement of back end instructional constructs
US11416254B2 (en) 2019-12-05 2022-08-16 Apple Inc. Zero cycle load bypass in a decode group
US11436830B2 (en) 2020-03-11 2022-09-06 Bank Of America Corporation Cognitive robotic process automation architecture
EP4227801A4 (fr) * 2020-11-06 2023-11-15 Huawei Technologies Co., Ltd. Procédé de traitement d'instructions et appareil graphflow

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4539635A (en) * 1980-02-11 1985-09-03 At&T Bell Laboratories Pipelined digital processor arranged for conditional operation
US5487156A (en) * 1989-12-15 1996-01-23 Popescu; Valeri Processor architecture having independently fetching issuing and updating operations of instructions which are sequentially assigned and stored in order fetched
FR2656442B1 (fr) * 1989-12-21 1994-07-29 Bull Sa Processeur a plusieurs unites microprogrammees avec mecanisme d'execution anticipee des instructions.
US5303355A (en) * 1991-03-27 1994-04-12 Motorola, Inc. Pipelined data processor which conditionally executes a predetermined looping instruction in hardware
US5479616A (en) * 1992-04-03 1995-12-26 Cyrix Corporation Exception handling for prefetched instruction bytes using valid bits to identify instructions that will cause an exception
JPH09500989A (ja) * 1993-05-14 1997-01-28 インテル・コーポレーション 分岐ターゲット・バッファにおける推論履歴
US5421022A (en) * 1993-06-17 1995-05-30 Digital Equipment Corporation Apparatus and method for speculatively executing instructions in a computer system
US5428807A (en) * 1993-06-17 1995-06-27 Digital Equipment Corporation Method and apparatus for propagating exception conditions of a computer system
US5537559A (en) * 1994-02-08 1996-07-16 Meridian Semiconductor, Inc. Exception handling circuit and method
US5634023A (en) * 1994-07-01 1997-05-27 Digital Equipment Corporation Software mechanism for accurately handling exceptions generated by speculatively scheduled instructions
US5655115A (en) * 1995-02-14 1997-08-05 Hal Computer Systems, Inc. Processor structure and method for watchpoint of plural simultaneous unresolved branch evaluation

Also Published As

Publication number Publication date
CZ208497A3 (en) 1997-12-17
CN1109966C (zh) 2003-05-28
PL181901B1 (pl) 2001-10-31
CA2203124A1 (fr) 1996-08-01
KR100290269B1 (ko) 2001-05-15
EP0804759B1 (fr) 1998-11-18
CA2203124C (fr) 2002-11-19
EP0804759A1 (fr) 1997-11-05
JP3093624B2 (ja) 2000-10-03
PL321542A1 (en) 1997-12-08
DE69600995D1 (de) 1998-12-24
CN1136182A (zh) 1996-11-20
JPH08263287A (ja) 1996-10-11
US5799179A (en) 1998-08-25
KR19980701774A (ko) 1998-06-25
WO1996023254A1 (fr) 1996-08-01
DE69600995T2 (de) 1999-07-08

Similar Documents

Publication Publication Date Title
CZ293714B6 (cs) Způsob pro ošetřování výjimek u spekulativních instrukcí a zařízení k provádění tohoto způsobu
US5974538A (en) Method and apparatus for annotating operands in a computer system with source instruction identifiers
US5692169A (en) Method and system for deferring exceptions generated during speculative execution
US10061582B2 (en) Method for increasing the speed of speculative execution
US5778219A (en) Method and system for propagating exception status in data registers and for detecting exceptions from speculative operations with non-speculative operations
US6631514B1 (en) Emulation system that uses dynamic binary translation and permits the safe speculation of trapping operations
US5421022A (en) Apparatus and method for speculatively executing instructions in a computer system
US5901308A (en) Software mechanism for reducing exceptions generated by speculatively scheduled instructions
US5627981A (en) Software mechanism for accurately handling exceptions generated by instructions scheduled speculatively due to branch elimination
KR950006616B1 (ko) 변환된 프로그램 코드에서 소스 명령 분자를 보전하기 위한 시스템 및 방법
US5881280A (en) Method and system for selecting instructions for re-execution for in-line exception recovery in a speculative execution processor
US5949995A (en) Programmable branch prediction system and method for inserting prediction operation which is independent of execution of program code
US5428807A (en) Method and apparatus for propagating exception conditions of a computer system
US5903749A (en) Method and apparatus for implementing check instructions that allow for the reuse of memory conflict information if no memory conflict occurs
US6505296B2 (en) Emulated branch effected by trampoline mechanism
US20020199179A1 (en) Method and apparatus for compiler-generated triggering of auxiliary codes
US6640315B1 (en) Method and apparatus for enhancing instruction level parallelism
Travkin et al. SPIN as a linearizability checker under weak memory models
Abdulla et al. On the state reachability problem for concurrent programs under power
KR102838225B1 (ko) 데이터 구조 포기
US6704861B1 (en) Mechanism for executing computer instructions in parallel
US10185561B2 (en) Processor with efficient memory access
US20100281465A1 (en) Load-checking atomic section
US7496734B1 (en) System and method for handling register dependency in a stack-based pipelined processor
JP2001325111A (ja) 投機機構向けコンパイル方法

Legal Events

Date Code Title Description
PD00 Pending as of 2000-06-30 in czech republic
MM4A Patent lapsed due to non-payment of fee

Effective date: 20060109