DK0485921T3 - Arrangement til behandling af Viterbi algoritmen omfattende en processor og et specialiseret operationsorgan - Google Patents

Arrangement til behandling af Viterbi algoritmen omfattende en processor og et specialiseret operationsorgan

Info

Publication number
DK0485921T3
DK0485921T3 DK91119174.0T DK91119174T DK0485921T3 DK 0485921 T3 DK0485921 T3 DK 0485921T3 DK 91119174 T DK91119174 T DK 91119174T DK 0485921 T3 DK0485921 T3 DK 0485921T3
Authority
DK
Denmark
Prior art keywords
metr
states
processing
viterbi algorithm
processor
Prior art date
Application number
DK91119174.0T
Other languages
English (en)
Inventor
Lydie Desperben
Emmanuel Rousseau
Luc Dartois
Original Assignee
Alcatel Mobile Comm France
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Mobile Comm France filed Critical Alcatel Mobile Comm France
Application granted granted Critical
Publication of DK0485921T3 publication Critical patent/DK0485921T3/da

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • H03M13/4107—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing add, compare, select [ACS] operations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6569—Implementation on processors, e.g. DSPs, or software implementations
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045—Arrangements at the receiver end
    • H04L1/0054—Maximum-likelihood or sequential decoding, e.g. Viterbi, Fano, ZJ algorithms

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Artificial Intelligence (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Error Detection And Correction (AREA)
  • Non-Silver Salt Photosensitive Materials And Non-Silver Salt Photography (AREA)
  • Photoreceptors In Electrophotography (AREA)
  • Magnetic Resonance Imaging Apparatus (AREA)
  • Compression Of Band Width Or Redundancy In Fax (AREA)
  • Electrotherapy Devices (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
  • Detection And Correction Of Errors (AREA)
  • Communication Control (AREA)
DK91119174.0T 1990-11-15 1991-11-11 Arrangement til behandling af Viterbi algoritmen omfattende en processor og et specialiseret operationsorgan DK0485921T3 (da)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9014230A FR2669445B1 (fr) 1990-11-15 1990-11-15 Dispositif prevu pour le traitement de l'algorithme de viterbi comprenant un processeur et un operateur specialise.
SG92994A SG92994G (en) 1990-11-15 1994-07-12 Device for the processing of the viterbi algorithm comprising a processor and a specialized unit

Publications (1)

Publication Number Publication Date
DK0485921T3 true DK0485921T3 (da) 1993-11-29

Family

ID=26228335

Family Applications (1)

Application Number Title Priority Date Filing Date
DK91119174.0T DK0485921T3 (da) 1990-11-15 1991-11-11 Arrangement til behandling af Viterbi algoritmen omfattende en processor og et specialiseret operationsorgan

Country Status (14)

Country Link
US (1) US5331664A (da)
EP (1) EP0485921B1 (da)
JP (1) JP2524924B2 (da)
AT (1) ATE91206T1 (da)
AU (1) AU634676B2 (da)
CA (1) CA2055575C (da)
DE (1) DE69100150T2 (da)
DK (1) DK0485921T3 (da)
ES (1) ES2043418T3 (da)
FI (1) FI105429B (da)
FR (1) FR2669445B1 (da)
HK (1) HK85794A (da)
NZ (2) NZ240522A (da)
SG (1) SG92994G (da)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4224214C2 (de) * 1992-07-22 1995-02-09 Deutsche Forsch Luft Raumfahrt Verfahren zur quellengesteuerten Kanaldecodierung durch Erweiterung des Viterbi-Algorithmus
US5454014A (en) * 1993-11-16 1995-09-26 At&T Corp. Digital signal processor
US5432804A (en) * 1993-11-16 1995-07-11 At&T Corp. Digital processor and viterbi decoder having shared memory
US5465275A (en) * 1993-11-16 1995-11-07 At&T Ipm Corp. Efficient utilization of present state/next state registers
US5513220A (en) * 1993-11-16 1996-04-30 At&T Corp. Digital receiver with minimum cost index register
TW243568B (en) * 1993-11-16 1995-03-21 At & T Corp Digital signal processor with an embedded viterbi co-processor
US5539757A (en) * 1993-12-22 1996-07-23 At&T Corp. Error correction systems with modified Viterbi decoding
FR2718865B1 (fr) * 1994-04-15 1996-07-19 Texas Instruments France Procédé et dispositif à processeur de signaux numériques pour la mise en Óoeuvre d'un algorithme de Viterbi.
JP3711290B2 (ja) * 1994-07-04 2005-11-02 沖電気工業株式会社 ディジタル演算回路
DE19511015A1 (de) * 1995-03-25 1996-09-26 Sel Alcatel Ag Schaltungsvorrichtung und damit ausgestattete Viterbi-Dekodiereinrichtung für einen Nachrichtenempfänger
US5742621A (en) * 1995-11-02 1998-04-21 Motorola Inc. Method for implementing an add-compare-select butterfly operation in a data processing system and instruction therefor
US5964825A (en) * 1996-02-09 1999-10-12 Texas Instruments Incorporated Manipulation of boolean values and conditional operation in a microprocessor
US6374346B1 (en) 1997-01-24 2002-04-16 Texas Instruments Incorporated Processor with conditional execution of every instruction
US6848074B2 (en) * 2001-06-21 2005-01-25 Arc International Method and apparatus for implementing a single cycle operation in a data processing system
US7116732B2 (en) * 2001-06-21 2006-10-03 Alcatel Method and apparatus for decoding a bit sequence
DE60118716T2 (de) * 2001-06-21 2007-02-22 Alcatel Log-MAP Dekodierung
US6718504B1 (en) 2002-06-05 2004-04-06 Arc International Method and apparatus for implementing a data processor adapted for turbo decoding

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8327084D0 (en) * 1983-10-11 1983-11-09 Gordon J Error correction decoder apparatus
JPS60180222A (ja) * 1984-02-27 1985-09-14 Nec Corp 符号誤り訂正装置
US4583078A (en) * 1984-11-13 1986-04-15 Communications Satellite Corporation Serial Viterbi decoder
FR2585906B1 (fr) * 1985-08-02 1987-09-25 Battail Gerard Procede de decodage d'un code convolutif et decodeur correspondant

Also Published As

Publication number Publication date
CA2055575C (fr) 1995-10-10
CA2055575A1 (fr) 1992-05-16
ES2043418T3 (es) 1993-12-16
EP0485921B1 (fr) 1993-06-30
HK85794A (en) 1994-08-26
AU634676B2 (en) 1993-02-25
FI105429B (fi) 2000-08-15
DE69100150D1 (de) 1993-08-05
AU8707191A (en) 1992-06-11
FI915365A0 (fi) 1991-11-13
NZ240522A (en) 1994-04-27
US5331664A (en) 1994-07-19
EP0485921A1 (fr) 1992-05-20
NZ248064A (en) 1994-04-27
JPH04290315A (ja) 1992-10-14
JP2524924B2 (ja) 1996-08-14
FR2669445B1 (fr) 1993-01-08
FI915365A7 (fi) 1992-05-16
SG92994G (en) 1994-10-28
FR2669445A1 (fr) 1992-05-22
ATE91206T1 (de) 1993-07-15
DE69100150T2 (de) 1993-10-07

Similar Documents

Publication Publication Date Title
DK0485921T3 (da) Arrangement til behandling af Viterbi algoritmen omfattende en processor og et specialiseret operationsorgan
KR950035221A (ko) 소프트 심볼 생성 방법 및 회로
KR950035104A (ko) 데이타 수신기, 메트릭 계산 방법 및 신호 처리 장치
JPH0650462B2 (ja) シフト数制御回路
US11063614B1 (en) Polar decoder processor
KR940001576A (ko) 가변길이 코드 디코딩장치
Petrovic et al. Cryptanalysis of the A5/2 Algorithm
KR950015072A (ko) 디지탈 프로세서 및 코프로세서를 구비한 집적 회로
ATE175538T1 (de) Maximalwahrscheinlichkeitssequenzdetektor
ATE268517T1 (de) Optimierter turbo-decodierer
US6760883B2 (en) Generating log-likelihood values in a maximum a posteriori processor
KR0164097B1 (ko) 병렬 입력 / 직렬 출력 장치 및 그 방법
JP3906073B2 (ja) ビタビ復号におけるフル・パス・メトリックを計算する方法
TWI863310B (zh) 準循環低密度奇偶校驗碼的快速解碼器
US6542095B1 (en) Universal variable length code (UVLC) encoder
KR0155516B1 (ko) 비터비 복호기에서 한개의 메모리를 사용한 상태 매트릭 메모리 운용방법 및 그 장치
KR19980039924A (ko) 비터비 디코더
KR100304222B1 (ko) 프로세서를 구비하여 비터비 알고리즘을 처리하는 장치
US7852960B2 (en) Method of computing path metrics in a high-speed Viterbi detector and related apparatus thereof
KR100551951B1 (ko) 동영상 복호화 처리 시스템 및 가변장 복호화 시스템
CN121349408A (zh) 伪随机序列的生成方法、设备、介质和产品
KR0175273B1 (ko) 리드 솔로몬 복호기의 에러값 계산 장치
RU2021644C1 (ru) Устройство для исправления ошибок в символьном коде
Li Computing weight spectra of convolutional codes with MAPLE
JP2516248B2 (ja) ビタビ復号回路