EP0057351A2 - Circuit pour l'égalisation des temps de réponse de circuits semiconducteurs reliés entres eux - Google Patents

Circuit pour l'égalisation des temps de réponse de circuits semiconducteurs reliés entres eux Download PDF

Info

Publication number
EP0057351A2
EP0057351A2 EP82100160A EP82100160A EP0057351A2 EP 0057351 A2 EP0057351 A2 EP 0057351A2 EP 82100160 A EP82100160 A EP 82100160A EP 82100160 A EP82100160 A EP 82100160A EP 0057351 A2 EP0057351 A2 EP 0057351A2
Authority
EP
European Patent Office
Prior art keywords
circuit
signal
voltage
logic
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP82100160A
Other languages
German (de)
English (en)
Other versions
EP0057351A3 (en
EP0057351B1 (fr
Inventor
Jack Arthur Dorler
Michael Owen Jenkins
Joseph Michael Mosley
Stephen Douglas Weitzel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of EP0057351A2 publication Critical patent/EP0057351A2/fr
Publication of EP0057351A3 publication Critical patent/EP0057351A3/de
Application granted granted Critical
Publication of EP0057351B1 publication Critical patent/EP0057351B1/fr
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current 
    • G05F1/46—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC
    • G05F1/462—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC as a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic
    • G05F1/466—Sources with reduced influence on propagation delay

Definitions

  • the invention relates to a circuit for .Adjusting the signal delay times of interconnected semiconductor chips with respect to a desired value, which is characterized by the frequency of an externally supplied pulse train and is achieved by means of a control circuit provided on each semiconductor chip by changing the electrical power supplied to the semiconductor chip.
  • the control circuit contains a controllable oscillator and a phase comparison circuit in which the frequency of the controllable oscillator is compared with that of the first pulse train supplied and, in the event of a deviation, is readjusted until synchronization.
  • the current method of circuit design is to design logic circuits and regular arrangements out of them that operate at a certain power level.
  • additional circuits are provided on a semiconductor chip in order to minimize the change in the current level within the logic gate, while the temperature, the supply voltages and also the influences of the manufacturing process vary from lot to lot.
  • Fig. 1 shows a typical signal delay versus power curve with an arrow showing current design practice - choosing a power level, maintaining that power level and accepting the resulting signal delay.
  • the design attempts to minimize changes in operational behavior under a number of conditions.
  • the signal delay curve of a gate as a function of power in Figure 1 can move in any direction and even change its slope.
  • the control circuit for the power loss has its own faults. on. This results in a wide spread of the switching FI 980 030 logic gate speeds.
  • Figure 2 shows a curve of gate signal delay as a function of power dissipation and serves to illustrate the preferred design method according to the invention.
  • the switching speed or signal delay of the logic gate is selected and the power loss within the circuit is set so that this switching speed is achieved. This is accomplished by designing circuits on the semiconductor chip that are sensitive to the performance characteristics of the logic circuits or matrix arrays on the chip that are applicable during balancing operations.
  • This special circuit (controller for the signal delay) generates a signal which indicates the behavior of the semiconductor chip (switching speed as a function of the power), which is compared with a periodic reference or clock signal used for the entire system. The comparison generates a signal which regulates the electrical power supplied to the logic and / or matrix circuits on the semiconductor chip and thus the operating behavior.
  • a digital-to-analog converter is known, the output circuit of which is a set of switches Has transistors, which are arranged as current generators.
  • the currents through the switching transistors are kept constant by means of a circuit which adjusts the supply voltage accordingly and contains a separate reference transistor which corresponds to one of the switching transistors and is connected to the same voltage supply lines as the switching transistors.
  • the control circuit for the supply voltage contains an operational amplifier, which senses the collector current of the reference transistor and adjusts the supply voltage so that the collector current remains constant. This automatic adjustment of the supply voltage also keeps the current through the switching transistors constant.
  • U.S. Patent 3,602,799 discloses a highly stable and fast switching, direct current power source for generating an accurate reference voltage for use in other devices such as very fast analog-to-digital converters.
  • a continuous, constant load current is selectively switched between two current paths, one of which contains an output load at which the reference voltage is generated.
  • a digitally controlled, very fast operating driver circuit with a differential amplifier configuration controls the flow of the constant current either through one of two Schottky diodes.
  • the diodes serve as electronic switches of the constant current source, which contains an operational amplifier arranged in a feedback loop, which contains a Darlington transistor configuration and is controlled by an externally supplied input reference voltage and an error signal caused by the flow of the load current over a temperature compensated resistance is generated.
  • U.S. Patent 3,743,850 describes an integrated power supply circuit in which operating point setting currents for a monolithic integrated circuit are obtained from a regulated reference current source that supplies current through first and second series connected diodes to establish points of reference potential. Some of the current source transistors connected to this regulated current source have their base-emitter paths connected to the first diode, and the emitter current of these current source transistors is collected and added to the regulated voltage source current and flows through the second diode. This second diode, through which a larger regulated current flows, is used to serve as a reference for other current source transistors with much larger currents, without it being necessary to set a high area ratio for the emitter areas of these current source transistors.
  • a monolithically integrable constant current source for transistors is known from US Pat. No. 3,754,181, which are connected to one another as current-stabilizing elements.
  • the control transistor is replaced by an amplifier. Only a fraction of the sum of the base currents of the current source transistors is fed to the input of the amplifier.
  • the number of current source transistors is also not limited by the current amplification factor, as is the case when a control transistor is used.
  • a current takeover circuit is described in U.S. Patent 3,758,791. It consists of a pair of transistors in which one transistor serves as a reference element and the other as an input element.
  • the circuit contains further two series circuits consisting of a resistance element and a diode, each connected between the respective collectors of the two transistors, the polarity of the diodes being opposite to one another, so that the emitter currents of the transistors are automatically regulated to maintain a predetermined value, thereby reducing the direct current level the output voltages of the current take-over circuit are kept constant in relation to temperature-related fluctuations in the transistor parameters.
  • a semiconductor logic circuit is known from US Pat. No. 3,778,646, which operates in current mode and contains at least one transistor with a grounded emitter, via which an operating voltage source is connected to the logic circuit. The output of the logic circuit is fed back to the transistor with a grounded emitter via a feedback circuit. As a result, the fluctuation at the output of the logic circuit can be kept to a minimum even if the load on the logic circuit is changed.
  • US Pat. No. 3,794,861 discloses the circuit of a reference voltage generator which is particularly suitable for constant current circuits which have a low temperature and a low voltage sensitivity.
  • the circuit consists of a sub-circuit for the reference voltage, which has a low voltage sensitivity and a relatively high temperature sensitivity, and an additional feedback circuit for feeding back a compensating temperature sensitivity in order to obtain a low overall sensitivity.
  • the temperature sensitivity of the reference voltage generator is mainly based on the temperature sensitivity of the voltage drop across a base-emitter diode, which is selectively controlled or can essentially be canceled by a suitable selection of resistors in the feedback circuit, so that a temperature-sensitive component is fed back.
  • the feedback signal is dependent on the difference in voltage drops in the base-emitter diodes of two transistors that conduct currents of different sizes and is amplified in a similar manner in order to actually allow the sensitivity of the reference voltage generator to be removed.
  • a control circuit for pulse width modulation which has a circuit breaker which does not require an external device for current equalization.
  • the circuit has a series of power transistors connected in parallel, whose transmission ratio for the current in the forward direction abruptly decreases as the collector current increases, and whose base voltage is supplied by a switching regulator which outputs a constant current and which has a series of parallel-connected are connected to the output terminals of the controller and are switched on by pulses of variable width in order to derive current from the power transistors and thereby switch the circuit breaker on and off.
  • the output of the regulator is coupled to the base of each power transistor via a diode, the forward voltage drop of which supports the division of the base current and prevents multiple transistor failures.
  • US Pat. No. 3,808,468 describes a field effect bootstrap amplifier whose precharge gate has a relatively high gate voltage and a relatively low drain voltage provided by a common supply source.
  • the gate voltage is derived from periodic pulses, which from a free-running FET multivibrator located on the semiconductor chip and a voltage multiplier circuit are generated which are fed by said supply source.
  • the pulse width of the periodic pulses changes as an inverse function of the slope of the field-effect transistors located on the semiconductor chip and as a direct function of their threshold voltage.
  • the pulse width controls the charging time of an additional capacitor in the voltage multiplier circuit, whereby the amplitude of the additional voltage is a direct function of the pulse width.
  • the additional voltage is fed to the gate of the FET bootstrap amplifier.
  • a digital-to-analog converter is known from US Pat. No. 3,978,473, which contains a switching module designed as an integrated circuit with four switching transistors and associated control circuit. The emitter areas of the switching transistors are binary weighted to ensure the same current densities. A fifth transistor serves as a reference transistor for adjusting the supply voltage, which is necessary in order to maintain a constant current through the switching transistors.
  • a number of such "four" switching modules can be combined, e.g. B. in a circuit board assembly that includes a thin film resistor module that has binary weighted resistors on a glass substrate to adjust the current levels for the switching transistors.
  • U.S. Patent 4,004,164 discloses a current source for use on a semiconductor chip with field effect transistors to compensate for changes in the voltage source for the substrate voltage.
  • analog circuits alone or in combination with digital logic circuits, are on a semiconductor chip, they are usually sensitive to bias disturbances affecting the sub strat of the semiconductor chip is supplied. Achieving a uniform output of an analog circuit due to a change in the input voltage has previously required the use of precision voltage sources outside of the semiconductor chip.
  • Such expensive precision voltage sources can be eliminated, and normal variable power supplies (+ 15%) can be used by providing an on-chip compensation current source that is integrated with other circuits to provide stable reference voltage levels on the semiconductor chip for use by the analog circuits .
  • the compensation circuit contains two field effect transistors of the depletion type, which are connected in series between a voltage source with a higher voltage and the substrate voltage, the field effect transistor, which is connected to the higher voltage, having its gate connected to the common node of the two transistors and in Saturation is located while the gate of the field effect transistor connected to the lower voltage is connected to ground potential and this transistor operates in the linear range of the characteristic.
  • the gate of an enhancement type field effect transistor is connected to the common node of the two depletion type field effect transistors and its source electrode to the negative pole of the substrate voltage source.
  • U.S. Patent 4,029,974 discloses a digital-to-analog converter formed from a series of current source transistors arranged to carry different current levels in accordance with a predetermined weight pattern, ie a binary weight pattern. In the converter, a number of current source transistors of the same size carry the different current levels and therefore work at different current densities with different base-emitter voltages, depending on the temperature drift.
  • Stable emitter voltages that provide accurate levels of the weighted current are generated by resistors between the bases of successive current source transistors and a current source to produce a voltage across the resistors between the bases that changes linearly with the absolute temperature, corresponding to that Difference between the base-emitter voltages of successive current source transistors.
  • the circuit for generating a current which changes linearly with the absolute temperature is formed from first and second transistors which are forced to carry the same current at different current densities in order to generate different base-emitter voltages and by means such as an emitter resistor which is connected to the difference in base-emitter voltages is responsive to produce a current that corresponds to the difference in base-emitter voltages and changes linearly with temperature;
  • An interface circuit is known from US Pat. No. 4,100,431 for connecting a part of an integrated circuit, which is designed as integrated injection logic ( I 2 L ), to a linear part of the integrated circuit.
  • I 2 L integrated injection logic
  • the circuit transfers both logic information and 1 2 L reference current levels from the I 2 L circuit to the linear circuit at relatively high voltage levels are present in the linear circuit.
  • One embodiment uses a cascode arrangement with a transistor, two diodes and a resistor.
  • Another embodiment takes advantage of the similar properties of a pair of transistors operating in forward and reverse operation to perform the function with only one transistor.
  • U.S. Patent 4,145,621 discloses a transistor logic circuit which includes a constant current source in the form of a current mirror circuit connected to a combination of a logic gate made of switching transistors, the arrangement being such that the switching transistors do not saturate.
  • the invention as characterized in the claims solves the problem of a circuit of the above-g e-called type such that they respect also provides an indication of the relative signal delay of a semiconductor chip of a desired value.
  • semiconductor chips can be divided into different categories with regard to their relative signal delay and used accordingly.
  • Fig. 1 shows a typical curve of the signal delay of a logic gate as a function of the electrical power supplied, which all logic families have.
  • Current practice is to operate a logic gate at a certain power level. This is evidenced by the many publications of circuits designed to maintain a certain power level or current setting in the logic gate circuit.
  • the first problem relates to the manufacture of the Semiconductor devices. During the normal course of semiconductor device manufacturing, there are minor disruptions to the manufacturing process. These slight deviations influence the position of the curve, which represents the dependence of the switching speed as a function of the power, as shown in FIG. 1. As the curve changes, the gate signal delay changes.
  • the second problem is the auxiliary circuitry designed to maintain a certain level of power or current in the logic circuit. These circuits are also subject to variations in the manufacturing process and at the same time are sensitive to changes in supply voltages and temperature changes in the system. The end result is a logic gate, the performance of which is regulated within narrow limits, but whose signal delay can vary considerably.
  • Fig. 2 shows the method according to the invention.
  • the gate signal delay is controlled while the logic gate power is allowed to vary so that when the switching speed curve changes depending on the power due to the manufacturing process, temperature or power supply, the gate signal delay remains constant while performance varies.
  • FIG. 3 illustrates the implementation of the invention at the system level.
  • the system can consist of n semiconductor chips.
  • the logic gates shown in Fig. 10 are used, which are implemented in the technology of the current transfer switch.
  • the VCS signal is used to control the power in the logic gate by regulating the Regulate the voltage of the power source.
  • the clock signal shown in FIG. 3 reaches the control circuit for the signal delay of each of the n semiconductor chips.
  • Each clock signal contains the information regarding the switching speed or the timing for the control circuit for signal delay.
  • the control circuit compares this clock signal with a signal provided by a circuit which senses the switching speed and which is located on the semiconductor chip and then regulates the power in the logic gates on the semiconductor chip so that the same switching speed is obtained as that prescribed by the clock signal. In this way, the switching speed from semiconductor chip to semiconductor chip is the same, while the power supplied varies from semiconductor chip to semiconductor chip. Since all semiconductor chips in the system have logic gates with the same switching speed, the system designer no longer needs to provide semiconductor chips with a lower and higher switching speed for a specific gate path. All semiconductor chips have the same gate signal delay.
  • the system clock is preferably used as the clock signal. However, it can be seen from the more detailed description below that the clock signal supplied to the controller for the signal delay can also be different from the system clock.
  • Fig. 4 shows an embodiment for the control of the signal delay.
  • the controller for the signal delay consists of the phase comparison circuit, the low-pass filter, the buffer circuit, the voltage-controlled oscillator and the level shift circuit.
  • the phase comparison circuit compares the clock signal supplied to the semiconductor chip from the outside with the level-shifted signal of the voltage-controlled oscillator.
  • the output signals U and D generate a signal that has a pulse width that is directly proportional to the phase difference of the input clock signal and the level-shifted signal of the voltage controlled oscillator. This pulse width sensitive signal has the same frequency as the input clock signal.
  • the signals U and D reach the low-pass filter, which removes the carrier frequency of the input clock signal from this signal.
  • the output signal VCS ' is a DC voltage which is proportional to the pulse width of the input signal for the low-pass filter.
  • the signal VCS ' arrives at the buffer circuit.
  • the buffer circuit is an amplifier with a gain factor of 1. It has a high-resistance input for the signal VCS 'of the low-pass filter.
  • the buffer circuit also has a low impedance output to feed the VCS signal to the other gates on the semiconductor chip and the circuit of the voltage controlled oscillator.
  • the VCS signal regulates the performance of the logic gates on the semiconductor chip. In this particular embodiment (see Fig. 10), the signal VCS regulates the current through the current source of the logic gate.
  • the voltage controlled oscillator With increasing signal VCS, the power in the circuit increases, whereas with decreasing signal VCS, the power in the circuit decreases.
  • the voltage controlled oscillator generates a signal RLF, the frequency of which is proportional to the input signal VCS.
  • the circuit of the voltage-controlled oscillator should have the same dependency of the switching speed on the power as the logic gates in the rest of the semiconductor chip. Therefore, when the signal VCS changes the signal delay of the logic gate, the frequency of the voltage controlled oscillator also changes.
  • the output signal RLF is a periodic logic signal.
  • the output signal VR is the logical threshold above which the signal RLF changes.
  • phase locked loop By using this phase locked loop, the voltage controlled oscillator tends to synchronize with the input clock signal. This mode of operation of the phase locked loop tends to fluctuate in the manufacturing process, temperature changes and changes in the voltage supply within the capability of the voltage controlled oscillator . to synchronize with the clock signal, not to be affected.
  • the power on the remaining logic gates on the semiconductor chip was changed so that the gate signal delay is now controlled by the frequency of the input clock signal. It can be seen that the input clock signal now supplied to all semiconductor chips at the system level controls the gate signal delay on each individual semiconductor chip, regardless of the power that the logic gate consumes or the temperature of the semiconductor chip or the process fluctuations occur from lot to lot in the manufacture of the semiconductor chips.
  • the phase comparison circuit also generates signals B, C, U and D, which in conjunction with signals U and D provide an indication of whether the frequency of the signal supplied by the voltage controlled oscillator is equal to the clock frequency.
  • This display is used to determine whether the semiconductor chip has the AC performance that is dictated by the clock.
  • the AC measurement circuit generates three signals - HIGH, LOW and EQUAL.
  • the signal “HIGH” indicates that the Fre frequency of the voltage-controlled oscillator is higher than the clock frequency.
  • the "LOW” signal indicates that the frequency of the voltage controlled oscillator is lower than the clock frequency.
  • the "SAME” signal indicates that the frequency of the voltage controlled oscillator is equal to the clock frequency.
  • phase comparison circuit the low pass filter, the buffer circuit and the level shift circuit do not have to be on the semiconductor chip itself.
  • the important circuitry that must be on the semiconductor chip is the voltage controlled oscillator, which senses the switching speed or gate signal delay that is present on the semiconductor chip.
  • the other four logic circuit blocks can be present on another semiconductor chip outside the semiconductor chip or can also be composed of discrete components.
  • the voltage controlled oscillator must be on the same semiconductor chip as the logic gates to be controlled.
  • Fig. 5 shows a logic block diagram of the phase comparison circuit and the AC measurement circuit.
  • the phase comparison circuit can be a commercially available one.
  • the logic gates are composed of the circuits of FIG. 12.
  • the function of this logic circuit is to compare the phase of the two input signals, the system clock supplied externally to the semiconductor chip and the level-shifted signal of the voltage-controlled oscillator, and to generate a logic signal at the outputs U and D which has the same frequency as the input signals and has a pulse width that is proportional to the phase difference of the two input signals.
  • the logic elements used in the AC measuring circuit are also composed of the circuits according to FIG. 12.
  • the function of this circuit is to determine whether the frequency of the voltage controlled oscillator signal is equal to, greater than or less than that of the clock signal. This is accomplished by using different clock signals within the phase comparison circuit to determine whether the condition of equality or inequality exists.
  • the "LOW” signal is generated by the NOR operation of the U, D and C signals. It can also be seen from FIG. 5 that the "FAST” signal is generated by the NOR operation of the U, D and B signals. As can be seen from Fig. 5, the "EQUAL” signal is generated by NOR linking the HIGH and LOW signals.
  • Fig. 6 shows the circuit diagram of the low-pass filter.
  • the two input signals U and D are added and filtered to remove the carrier frequency.
  • the output signal VCS ' is a direct current signal.
  • the cut-off frequency of the low-pass filter is chosen so that the ripple of the signal VCS 'is minimal and at the same time the stability of the phase-locked loop is maintained.
  • the 11 shows a reference voltage generator.
  • the voltage is generated by the components TA, TB, TC and TD.
  • the component TE is used to supply the reference voltage BREF to the other circuits.
  • the reference voltage of this circuit serves as a logic threshold for the logic gates of Fig. 12 and for the phase comparison circuit of Fig. 5.
  • the reference voltage VREF is also used by the level shift circuit of Fig. 9. This voltage serves as the reference voltage for the logic signals.
  • Fig. 8 shows the circuit of the voltage controlled oscillator. It consists of N logic gates, which are shown individually in FIG. 10 and are connected to one another in a loop arrangement, the output of gate 1 leading to the input of gate 2 and this continuing until gate N, the output of which on the input of gate 1 is returned.
  • This circuit oscillates at a frequency which is dependent on the gate signal delay of the N elements.
  • the actual gate signal delay of each element is controlled by the VCS signal. It can be seen that the VCS signal changes the performance of each gate. Any change in the gate signal delay results in a change in the frequency of the RLF signal. As the VCS signal increases, the frequency of the RLF signal also increases, and as the VCS signal decreases, the frequency of the RLF signal also decreases.
  • the output signal of this circuit passes to RLF Pegelverschiebun g sschal- processing.
  • the VR signal is the logic reference signal of the gates in this loop.
  • Fig. 9 shows the level shift circuit. Their purpose is to change the logic level of the RLF signal so that signals are obtained which are compatible with the clock signal shown in Fig. 4A generated outside the semiconductor chip.
  • the signal RLF changes between the voltage levels above the signal VR and below this signal.
  • the elements TA, TB, TC and TD form a logic gate configuration in which the current through the element TC flows either through the element TA or through the element TB, depending on the input voltage RLF.
  • the signal VREF which is derived from the circuit of FIG. 11, serves two functions. The first function is to generate a reference current for the current source elements TC and TD. This reference current is generated using elements G, TF and E and the elements TC and D supplied to the current source using a current mirror configuration, the connection between TF and TC.
  • the second function of voltage VREF is to clamp the level-shifted output signal of the voltage controlled oscillator using diodes J and H so that the output signal is either above the voltage VREF by the voltage drop across a diode or the voltage drop across a diode below this voltage .
  • the mode of operation of the circuit according to FIG. 9 is controlled by the input signal RLF.
  • the current through element TC flows through element TA.
  • the current through element K flows through element J, which generates a voltage for the level-shifted signal of the voltage-controlled oscillator that is greater than the signal VREF by the voltage drop across the diode.
  • Fig. 12 shows the circuit diagram of an internal gate used in the phase comparison circuit of Fig. 5. The operation of this gate is similar to that of a gate ters, which is carried out in power transfer technology.
  • the reference voltage VREF is generated by the circuit of FIG. 11. The output voltages are clamped levels that are either above or below the signal VREF by the voltage drop across a diode.
  • the circuit of Figure 12 is shown with only two input transistors TA and TB, but other additional transistors can be connected in the same way to form a three or four input logic gate.
  • a voltage at input 1 or at input 2 which is above the input reference voltage VREF, conducts the current through this transistor and pulls the output potential 0 by the voltage drop across a diode below the voltage VREF.
  • the output voltage 0 is higher than the voltage VREF by the voltage drop across a diode. If the voltages at inputs 1 and 2 are both less than the voltage VREF, the current flows through the element TC and pulls the signal at the output 0 of the diode below the value VREF. The output signals in the circuit are clamped by diodes to provide the correct voltages to control the remainder of the phase control circuit shown in FIG. 4.
  • FIG. 10 is the circuit diagram of a typical logic gate used in both the voltage controlled oscillator (FIG. 8) and the logic gates in the rest of the semiconductor chip, as indicated in FIG. 4.
  • the elements TD and E form a current source which is controlled by a signal VCS.
  • the signal VCS therefore directly controls the power within the logic gate and thus its switching speed.
  • the logic gate is shown with two inputs, transistors TA and TB, but additional transistors can be provided for further inputs, which are connected in the same way.
  • the exits ⁇ and 0 are on via diodes the VR signal is clamped so that the output voltages are either above or below the VR signal by the voltage drop across a diode.
  • the input voltages 1 and 2 of the circuit are either above or below the signal VR, so that when either the input signal 1 or the input signal 2 is above the voltage VR, the current flows through the element TD through the conductive transistor.
  • the output voltage 0 is then around the voltage drop across a diode below the voltage VR. If neither the input voltage 1 nor the input voltage 2 are above the voltage VR, then the output voltage 0 is one diode voltage drop above the voltage VR.
  • both input signals 1 and 2 are below voltage VR, the current through element TD flows through element TC so that signal 0 is below the voltage VR by one diode voltage drop.
  • both inputs 1 and 2 have the high potential, then the output voltage ⁇ is lower than the voltage VR by a diode voltage drop.
  • the VR signal is applied to all of the logic gates on the semiconductor chip controlled by the signal delay regulator, including those logic gates of the voltage controlled oscillator of Fig. 8, so that all of these logic gates use the same threshold voltage.
  • the circuit of Fig. 7 is a buffer circuit. It represents a high input impedance for the signal VCS 'and a low output impedance for the signal VCS, so that this signal can be routed to all logic gates over the entire semiconductor chip, as shown in FIG. 4.
  • the circuit is a differential amplifier, which has a gain factor of 1.
  • the elements TA, TB and D form the differential input stage of the circuit.
  • the input signal VCS ' is compared to the signal at node 1 using elements TA, TB and D chen.
  • the elements TE, TF, G, TH, J and K provide the necessary signal conditions so that the signal at node 1 is identical to the input signal VCS '.
  • the TM and N elements provide additional output buffering and voltage shifting to provide a VCS signal which is applied to the logic gates and the voltage controlled oscillator as shown in FIG.
  • FIG. 4A shows a series of waveforms and potential levels which are to be considered in connection with the explanation of the mode of operation of the controller for the signal delay according to FIG. 4.
  • 4 are the waveform W1 (clock) and the waveform W2 (level-shifted signal of the voltage-controlled oscillator).
  • each of these waveforms has a part of each pulse period in which the voltage waveform is larger than the voltage VREF and a part in which the level is lower than the voltage VREF.
  • 4A also shows that the curves W1 and W2 have the same periodicity or pulse repetition frequency.
  • the waveform W1 of the clock pulses in phase leads the level-shifted waveform W2 of the voltage-controlled oscillator.
  • the output signal U of the phase comparison circuit is a level which is constant over time and is denoted by L1 in FIG. 4A. Note that the size of L1 is larger than that of VREF. 4A that the output signal D is the curve shape W3.
  • the curve shape W3 is a periodic pulse train that has a pulse repetition frequency that is equal to that of the curve shape W1. It can also be seen that the duration of the pulses in the curve W3 is the same or directly proportional to the phase difference between the curves W1 and W1. As can be seen from Fig. 4A, the signal VCS 'is on constant DC voltage level L2 over time.
  • the magnitude L2 of the signal VCS ' is a function of the average potential of the signals U (L1) and D (curve shape W3) and the pulse duration of the curve shape W3.
  • the signal VCS has a size L3 which is below the size L2 of the signal VCS 'by the base emitter voltage of a transistor. From Fig. 4A it also appears that the size L2 of the signal VCS 'by an increase, for. B. ⁇ , above the magnitude of the voltage VREF, and that the signal VCS, whose level has been shifted by a DC voltage of 0.8 to 1 volt, is also by the increase A above the voltage VREF - 0.8 volts.
  • the curve W4 represents a periodic pulse train that corresponds to the signal RLF of FIGS. 4 and 8 corresponds.
  • the magnitude of the voltage VR is also shown.
  • the curve shape W2 level-shifted signal of the voltage-controlled oscillator
  • the curve shape W4 correspond to one another in terms of the periodicity and the pulse duration.
  • the waveform W4 (RLF) with the P e-gelverschiebungsscrien (FIG. 9) moved and becomes the level-shifted signal of the voltage controlled oscillator, which is the output signal of the level shift circuit of FIG. 4.
  • the figures 4B, -4C and 4D show a "series of waveforms and potential levels to be considered in conjunction with the explanation of the operation of the phase comparison circuit and the AC measurement circuit of Fig. 5. These three figures (4B, 4C and 4D) show the Curves and potential levels for the conditions that the frequency of the voltage controlled oscillator is lower, higher or equal to the clock frequency.
  • Fig. 4B shows a series of waveforms and potential levels, which in connection with the explanation of the effect 5, the phase comparison circuit and the AC measuring circuit according to FIG. 5 are to be considered for the example that the frequency of the voltage-controlled oscillator is lower than the clock frequency.
  • 5 are the waveforms W5 (clock) and W6 (level-shifted signal of the voltage-controlled oscillator).
  • the curve W5 has a smaller periodicity than the curve W6, therefore the curve W6 has a lower frequency than the curve W5.
  • the signal U is the curve shape W7.
  • the curve W7 is a periodic pulse train that was generated from the curves W5 and W6.
  • the transition of the curve W7 from a level below the voltage VREF to an above level corresponds to the transition of the curve W5 from a level below the voltage VREF to an above level.
  • the transition of the curve W7 from a level above the voltage VREF to an underlying level corresponds to the transition of the curve W6 from a level below the voltage VREF to an above level.
  • the signal B is the curve W8 and the signal C is the curve W9.
  • the curves W8 and W9 are generated from the curves W5 and W6.
  • the curves W8 and W9 have periodicities and pulse durations which depend on the logical levels of the curves W5 and W6 and on their level changes. From Fig. 4B it can be seen that the signal D is a DC level which is denoted by L4. 4B that the HIGH signal is a DC level,
  • the signal LOW is represented by the curve W10 and the signal EQUAL by the curve W11.
  • the level L5 corresponding to the HIGH signal is the result of the NOR operation of the waveforms W7 and W8 and the level L4.
  • the curve W10 corresponding to the LOW signal is the result of the NOR operation of the curve W9, the inversion of the curve W7 and the inversion of the level L4.
  • the curve W11 which corresponds to the signal EQUAL, is the result of the NOR operation of the curve profiles W10 and the level L5.
  • Fig. 4C shows a series of waveforms and potential levels, which are to be considered in connection with the explanation of the operation of the phase comparison circuit and the AC measuring circuit according to Fig. 5 for the example in which the frequency of the voltage-controlled oscillator is higher than the clock frequency. 5 are the waveforms W12 (clock) and W13 (level-shifted signal of the voltage-controlled oscillator).
  • the waveform W12 has a longer periodicity than the curve W13, hence the curve has W13 a higher frequency 12 as the curve from Fig. 4 C can be seen that the signal D of the curve W16 is.
  • This curve shape is a periodic pulse train that results from the curve shapes W12 and W13 is generated.
  • the transition of curve shape 16 from a level below voltage VREF to a higher level corresponds to the transition of curve shape W12 from a level below voltage VREF to a higher level.
  • a transition in the curve W16 from a level above the voltage VREF to a level below this voltage corresponds to the transition of the curve profile W13 from a level below the voltage VREF to a level above this voltage.
  • signal B is curve shape W14
  • signal C is curve shape W15.
  • the curves W14 and W15 are generated from the curves W12 and W13.
  • the curves W14 and W15 have periodicities and pulse durations which depend on the logical levels of the curves W12 and W13 and on the changes in these levels. It can be seen from FIG.
  • the signal U is a DC level, which is denoted by L6. It can be seen from Fig. 4C that the HIGH signal is a curve represented by W17. It can also be seen from this figure that the LOW signal is represented by the level L7 and the EQUAL signal is represented by the curve shape W18.
  • the curve W17 which corresponds to the signal HIGH, is the result of a NOR operation of the curves W16 and W14 and the level L6.
  • the level L7 which corresponds to the signal LOW, is the result of a NOR operation of the curve shape W15, the inverted curve shape W16 and the inverted level L6.
  • the curve shape W18 which corresponds to the signal SAME, is the result of the NOR operation of the curve shape W17 and the level L7.
  • Fig. 4D shows a series of waveforms and potential levels, which are to be considered in connection with the explanation of the operation of the phase comparison circuit and the AC measuring circuit according to Fig. 5 in the event that the frequency of the voltage controlled oscillator is equal to the clock frequency.
  • the input signals for the phase comparison circuit according to FIG. 5 are the curve profile W19 (clock) and the curve profile 20 (level-shifted signal of the voltage-controlled oscillator).
  • the curve W19 has the same periodicity as the curve W20, therefore the curve W20 has the same frequency as the curve w19.
  • FIG. 4D shows that the signal U is the curve shape W21 that was generated from the curve shapes W19 and W20.
  • a transition from a level below the voltage VREF to an overlying level corresponds to a transition of the curve shape W19 from a level below the voltage VREF to an overlying level.
  • the transition from a level above the voltage VREF to an underlying level corresponds to the transition of the curve profile W20 from a level below the voltage VREF to an overlying level.
  • signal B is curve shape W22
  • signal C is curve shape W23. The curves W22 and W23 are generated from the curves W19 and W20.
  • the curves W22 and W23 have periodicities and pulse durations which depend on the logical levels of the curves W19 and W20 and their changes. From Fig. 4D it can be seen that the signal is an equal current level, which is designated L8. It can also be seen from FIG. 4D that the HIGH signal is a DC current level which is denoted by L9. It can also be seen that the LOW signal is represented by level L10 and the EQUAL signal is represented by level L11. As can be seen from the earlier explanation of the AC measuring circuit, the level L9, which corresponds to the signal HIGH, is the result of a NOR operation of the curves W21 and W22 and the level L8.
  • the level L10 which corresponds to the signal LOW, is the result of the NOR combination of the curve shape W23, the inversion of the curve shape W21 and the inversion of the level L8.
  • the level L11 which corresponds to the signal SAME, is the result of a NOR operation of the levels L10 and L9.
  • the signal VCS (L3) is the output of the buffer circuit of the regulator for the signal delay shown in FIG.
  • This output signal VCS is used according to the invention to determine the point on the curve which represents the gate signal delay as a function of the power at which the logic circuits operate. This variable is therefore decisive for the constant switching speed or gate signal delay of the logic circuits which receive the signal VCS.
  • Fig. 13 shows the circuit of the voltage controlled oscillator used, which is constructed in transistor-transistor logic.
  • the input signal VCS to the circuit controls the power in each logic gate (Fig. 14).
  • VCS voltage controlled oscillator
  • changing the power in the logic gates of the voltage controlled oscillator results in a frequency change in the signal RLF.
  • Implementation by transistor-transistor logic in this preferred embodiment can make the level shift circuit (Fig. 9) unnecessary for changing the voltage levels of the RLF signal. If a level shift circuit is not required, as can be easily determined by a person skilled in the art, the signal RLF replaces the level shifted signal of the voltage controlled oscillator as an input signal for the 0 phase comparison circuit (FIG. 5).
  • the VR signal and the level-shifted signal of the voltage controlled oscillator would be removed from the circuit since they are no longer required.
  • the new level shift circuit may not require the VR signal to produce a level shifted signal from the voltage controlled oscillator that is compatible with the comparison circuit.
  • the use of transistor-transistor logic or any other logic in the comparison circuit may require additional circuits in order for the signals U and D (Fig. 4) to be signals with the correct source impedances and / or voltage / current levels and / or temperature responses appear and corrections can be made to the power supply so that the control circuit (FIG. 4) works correctly for the signal delay.
  • Fig.14 is an example of a gate in transistor-transistor logic that follows in the voltage controlled oscillator Fig. 13 can be used. Other known configurations of transistor-transistor logic can also be used.
  • the signal VCS generated by the buffer circuit or the power amplifier (FIG. 7) passes to all logic gates of the voltage-controlled oscillator (FIG. 13) and to the logic gates in the remaining part of the semiconductor chip, which is not shown, which the 0 comparison circuit (FIG. 5) may or may not contain.
  • the control signal VCS changes the power in the logic gate (Fig. 14). As the VCS signal increases, the power supplied to the logic gate increases, resulting in a decrease in the gate signal delay.
  • FIG. 15 shows the voltage-controlled oscillator used in the configuration of the integrated injection logic (I 2 L ).
  • the input signal for the circuit controls the power in each logic gate.
  • changing the power in the logic gates of the voltage controlled oscillator results in changing the frequency of the RLF signal.
  • the level shift circuit is required or not, the level shifted signal of the voltage controlled oscillator and / or the signal VR may or may not be required, and additional circuitry for proper operation of the signal delay controller (Fig. 4) may or may not be necessary.
  • FIGs. 16 and 17 show two examples of controlling the power of a 1 2 L gate.
  • Figure 16 shows that the current through element TA is controlled by a variable voltage VCS.
  • the voltage VCC has a fixed value, so that when the voltage of the signal VCS decreases, the power supplied to the logic gate increases, and thereby the signal delay of the logic gate decreases. As the voltage of the VCS signal increases, the power supplied to the logic gate decreases, which in turn increases the signal delay of the logic gate.
  • the signals U and D generated by the comparison circuit (FIG. 5) must be logically inverted (U and D) .
  • Fig. 17 shows an I 2 L gate that is controlled by a voltage change across element B.
  • the base of element TA is connected to ground so that when signal VCS changes, the current through element TA changes.
  • the voltage VCS signal increases, the power in the logic gate increases and its signal delay decreases.
  • the voltage of the VCS signal decreases, the power supplied to the logic gate also decreases, and with it the signal delay.
  • the voltage VCS is not distributed to the voltage controlled oscillator and the remaining logic gates on the semiconductor chip. Instead, the signal VCS '' is distributed to the voltage controlled oscillator and the remaining logic gates on the semiconductor chip.
  • Fig. 18 shows the circuit of a voltage controlled oscillator that can be used in an embodiment with field effect transistors.
  • the input signal VCS controls the power supplied to each logic gate (Fig. 19) leads.
  • a change in the power supplied to the gates of the voltage controlled oscillator results in a change in the frequency of the signal RLF.
  • Increasing the power supplied to the logic gate decreases the signal delay and decreasing the power supplied to the logic gate increases its signal delay.
  • the device by which the power can be varied is brought about by a feedback loop which essentially contains the signal of an oscillator (which is composed of the gates to be controlled), a reference signal (clock), a device for comparing the reference and oscillator signals that generate an error signal and a device for converting the error signal into the appropriate control signal.
  • a feedback loop which essentially contains the signal of an oscillator (which is composed of the gates to be controlled), a reference signal (clock), a device for comparing the reference and oscillator signals that generate an error signal and a device for converting the error signal into the appropriate control signal.
  • the oscillator can be constructed in any way from a number of ways known to those skilled in the art. The use of a voltage controlled oscillator has been described for explanation. A clock signal was selected as the reference signal.
  • the comparison circuit which functions as a frequency / voltage converter or a frequency; current converter, can be any device known to those skilled in the art, such as a pulse width modulator, D flip-flops, digital-to-analog converter or phase locked loops.
  • a phase comparison circuit operating as a phase locked loop has been described in particularly great detail.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
EP82100160A 1981-01-29 1982-01-12 Circuit pour l'égalisation des temps de réponse de circuits semiconducteurs reliés entres eux Expired EP0057351B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US229417 1981-01-29
US06/229,417 US4383216A (en) 1981-01-29 1981-01-29 AC Measurement means for use with power control means for eliminating circuit to circuit delay differences

Publications (3)

Publication Number Publication Date
EP0057351A2 true EP0057351A2 (fr) 1982-08-11
EP0057351A3 EP0057351A3 (en) 1982-09-01
EP0057351B1 EP0057351B1 (fr) 1984-07-04

Family

ID=22861163

Family Applications (1)

Application Number Title Priority Date Filing Date
EP82100160A Expired EP0057351B1 (fr) 1981-01-29 1982-01-12 Circuit pour l'égalisation des temps de réponse de circuits semiconducteurs reliés entres eux

Country Status (4)

Country Link
US (1) US4383216A (fr)
EP (1) EP0057351B1 (fr)
JP (1) JPS57140033A (fr)
DE (1) DE3260302D1 (fr)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4939389A (en) * 1988-09-02 1990-07-03 International Business Machines Corporation VLSI performance compensation for off-chip drivers and clock generation
US5337254A (en) * 1991-12-16 1994-08-09 Hewlett-Packard Company Programmable integrated circuit output pad
US5254891A (en) * 1992-04-20 1993-10-19 International Business Machines Corporation BICMOS ECL circuit suitable for delay regulation
AU1841895A (en) * 1994-02-15 1995-08-29 Rambus Inc. Delay-locked loop
US5794019A (en) * 1997-01-22 1998-08-11 International Business Machines Corp. Processor with free running clock with momentary synchronization to subsystem clock during data transfers
US5959481A (en) * 1997-02-18 1999-09-28 Rambus Inc. Bus driver circuit including a slew rate indicator circuit having a one shot circuit
US6002280A (en) * 1997-04-24 1999-12-14 Mitsubishi Semiconductor America, Inc. Adaptable output phase delay compensation circuit and method thereof
US7256628B2 (en) * 2003-01-29 2007-08-14 Sun Microsystems, Inc. Speed-matching control method and circuit
US7330080B1 (en) 2004-11-04 2008-02-12 Transmeta Corporation Ring based impedance control of an output driver
KR100803360B1 (ko) * 2006-09-14 2008-02-14 주식회사 하이닉스반도체 Ｐｌｌ 회로 및 그 제어 방법
JP5322946B2 (ja) * 2006-12-04 2013-10-23 コンパニー ゼネラール デ エタブリッスマン ミシュラン 複数の遠隔測定システムのためのバックドア式データ同期
CN104932305B (zh) * 2015-05-29 2017-11-21 福州瑞芯微电子股份有限公司 采样延时调整方法及装置

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4818671B1 (fr) * 1969-06-06 1973-06-07
DE2021824C3 (de) * 1970-05-05 1980-08-14 Ibm Deutschland Gmbh, 7000 Stuttgart Monolithische Halbleiterschaltung
US3602799A (en) * 1970-06-24 1971-08-31 Westinghouse Electric Corp Temperature stable constant current source
DE2060504C3 (de) * 1970-12-09 1973-08-30 Itt Ind Gmbh Deutsche Monolithisch integrierbare Schaltungsanordnung zum Ansteuern eines oder mehrerer als stromkonstanthaltende Elemente angeordneter Transistoren
JPS5033753B1 (fr) * 1971-02-05 1975-11-01
USRE29619E (en) 1972-01-24 1978-04-25 Analog Devices, Incorporated Constant-current digital-to-analog converter
US3794861A (en) * 1972-01-28 1974-02-26 Advanced Memory Syst Inc Reference voltage generator circuit
US4145621A (en) * 1972-03-04 1979-03-20 Ferranti Limited Transistor logic circuits
US3743850A (en) * 1972-06-12 1973-07-03 Motorola Inc Integrated current supply circuit
US3803471A (en) * 1972-12-22 1974-04-09 Allis Chalmers Variable time ratio control having power switch which does not require current equalizing means
US3808468A (en) * 1972-12-29 1974-04-30 Ibm Bootstrap fet driven with on-chip power supply
US3978473A (en) * 1973-05-01 1976-08-31 Analog Devices, Inc. Integrated-circuit digital-to-analog converter
US4029974A (en) * 1975-03-21 1977-06-14 Analog Devices, Inc. Apparatus for generating a current varying with temperature
US4004164A (en) * 1975-12-18 1977-01-18 International Business Machines Corporation Compensating current source
US4100431A (en) * 1976-10-07 1978-07-11 Motorola, Inc. Integrated injection logic to linear high impedance current interface
US4160934A (en) * 1977-08-11 1979-07-10 Bell Telephone Laboratories, Incorporated Current control circuit for light emitting diode
US4172992A (en) * 1978-07-03 1979-10-30 National Semiconductor Corporation Constant current control circuit
DE2855724A1 (de) * 1978-12-22 1980-07-03 Ibm Deutschland Verfahren und vorrichtung zur angleichung der unterschiedlichen signalverzoegerungszeiten von halbleiterchips
US4346343A (en) * 1980-05-16 1982-08-24 International Business Machines Corporation Power control means for eliminating circuit to circuit delay differences and providing a desired circuit delay

Also Published As

Publication number Publication date
US4383216A (en) 1983-05-10
EP0057351A3 (en) 1982-09-01
EP0057351B1 (fr) 1984-07-04
JPH0315381B2 (fr) 1991-02-28
DE3260302D1 (en) 1984-08-09
JPS57140033A (en) 1982-08-30

Similar Documents

Publication Publication Date Title
EP0046482B1 (fr) Circuit pour l'égalisation des temps de réponse de pastilles semi-conductrices reliées entre elles
DE69530905T2 (de) Schaltung und Verfahren zur Spannungsregelung
DE69325569T2 (de) Shuntregler für eine Stromversorgung
EP0591750B1 (fr) Méthode pour régler le courant d'un circuit d'attaque de sortie intégré monolithique
DE2111979A1 (de) Feldeffekt-Halbleitereinrichtung
DE2426394B2 (de) Saegezahngenerator
DE1948851A1 (de) Signaluebertragungsschaltung,insbesondere Phasenteilerschaltung
DE69020748T2 (de) Differenzverstärker mit Spannungsverschiebung zur Erzielung einer Eingangsfähigkeit über den ganzen, sehr niedrigen Versorgungsspannungsbereich.
DE3015610A1 (de) Schaltung zur regelung eines gleichstroms
DE2457753A1 (de) Temperaturkompensierte elektronische spannungsquelle
DE3725339A1 (de) Automatische justierschaltung zum justieren der zeitkonstanten einer filterschaltung
DE2254618A1 (de) Schaltungsanordnung zur referenzspannungserzeugung
DE2058939A1 (de) Integratorschaltung
EP0057351A2 (fr) Circuit pour l'égalisation des temps de réponse de circuits semiconducteurs reliés entres eux
DE2422653C2 (de) Integrierte Halbleiteranordnung mit Feldeffekt-Transistoren
DE3505308C2 (fr)
DE19725459A1 (de) Von externer Spannung unabhängiger Sperrvorspannungspegeldetektor
DE68923334T2 (de) Stromschalterlogikschaltung mit gesteuerten Ausgangssignalpegeln.
DE2540867C2 (de) Temperaturkompensierte emittergekoppelte Multivibratorschaltung
DE2240971A1 (de) Torschaltung
EP0562359A1 (fr) Circuit pour commander une diode laser
DE3528550C2 (fr)
DE3102398C2 (fr)
DE102023103498A1 (de) Änderungsratensteuerung für schnell schaltende Ausgangsstufen
DE2250625A1 (de) Stromregler

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): DE FR GB IT

AK Designated contracting states

Designated state(s): DE FR GB IT

17P Request for examination filed

Effective date: 19821116

ITF It: translation for a ep patent filed
GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Designated state(s): DE FR GB IT

REF Corresponds to:

Ref document number: 3260302

Country of ref document: DE

Date of ref document: 19840809

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
ITTA It: last paid annual fee
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19920121

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19921222

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19921223

Year of fee payment: 12

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19931001

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Effective date: 19940112

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19940112

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19940930

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST