EP0141655B1 - Interrupteur horaire électronique - Google Patents

Interrupteur horaire électronique Download PDF

Info

Publication number
EP0141655B1
EP0141655B1 EP84307564A EP84307564A EP0141655B1 EP 0141655 B1 EP0141655 B1 EP 0141655B1 EP 84307564 A EP84307564 A EP 84307564A EP 84307564 A EP84307564 A EP 84307564A EP 0141655 B1 EP0141655 B1 EP 0141655B1
Authority
EP
European Patent Office
Prior art keywords
display
timeswitch
indicia
switch
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP84307564A
Other languages
German (de)
English (en)
Other versions
EP0141655A3 (en
EP0141655A2 (fr
Inventor
William A. Faerestrand
John Farrell
Roger Bannister
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Gemalto Terminals Ltd
Original Assignee
Schlumberger Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Schlumberger Industries Ltd filed Critical Schlumberger Industries Ltd
Priority to AT84307564T priority Critical patent/ATE61125T1/de
Publication of EP0141655A2 publication Critical patent/EP0141655A2/fr
Publication of EP0141655A3 publication Critical patent/EP0141655A3/en
Application granted granted Critical
Publication of EP0141655B1 publication Critical patent/EP0141655B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G04—HOROLOGY
    • G04G—ELECTRONIC TIME-PIECES
    • G04G15/00—Time-pieces comprising means to be operated at preselected times or after preselected time intervals
    • G04G15/006—Time-pieces comprising means to be operated at preselected times or after preselected time intervals for operating at a number of different times
    • G—PHYSICS
    • G04—HOROLOGY
    • G04G—ELECTRONIC TIME-PIECES
    • G04G9/00—Visual time or date indication means
    • G04G9/0082—Visual time or date indication means by building-up characters using a combination of indicating elements and by selecting desired characters out of a number of characters or by selecting indicating elements the positions of which represents the time, i.e. combinations of G04G9/02 and G04G9/08

Definitions

  • Timeswitches of this type may be used, for instance, to turn an industrial heating boiler on and off automatically, at present times.
  • Such an electronic timeswitch is known from FR-A-2493552.
  • Other examples of similar time switches may be found in GB 2052111, DE 2742242, DE 2841334 and EP-A-0119312. The latter document was published after the priority date of this application and forms a part of the state of the art according to Article 54(3)EPC.
  • Known electronic timeswitches comprise a clock and control circuitry which repeatedly compares the actual time with the stored times for opening and closing the switch, and, at the pre-set switching times, changes the state of the switch.
  • a digital display may be provided which normally displays the actual time but which can be used to display the switching times of the stored program in sequence. The display is also used when entering on and off times. Control is effected by way of an array of push buttons associated with the digits 0 to 9, the days of the week, "ON" and "OFF” and so on. Entering or modifying a timing program, or displaying the switching times of the program is rather complex and presents considerable difficulty to a user without a high level of technical awareness.
  • the embodiment comprises an integrated circuit CPU and may operate in a number of configurations according to the operating program used for the CPU.
  • the apparatus will be described initially when controlling four power circuits, in accordance with respective switching programs.
  • Fig.1 shows the timeswitch display
  • Fig.2 is a block diagram of the electronic timeswitch
  • Figs.3(a) and 3(b) are a circuit diagram showing the timeswitch in more detail and are assembled as shown in Fig.3,
  • Fig.4 is the circuit diagram of an array of user input switches
  • Fig.5 is a flow diagram of the CPU software when the timeswitch is in its running mode.
  • Fig.1 shows the timeswitch display 10 which is a liquid crystal display and has an analogue time display portion 10a comprising two sets of forty-eight display elements 12, 14 which serve as indicia for inner and outer concentric circular scales.
  • Each display element is a partial circular sector, and the two sets of elements 12, 14 are in register. Since there are 48 elements round each scale, they correspond to 1/4 hour increments of time.
  • the display further comprises a digital display portion 16 for displaying the time on the 12-hour clock, and AM and PM symbols 18. Seven symbols 20 are actuable to indicate in which day of the week the displayed time falls.
  • the symbol "SET", 22 is actuable to indicate that the timeswitch is in the mode in which the time may be set, and the symbols 24 are actuable when the date, time or day has been selected to be set.
  • the four power circuits are identified as four "zones" and data relating to one selected zone is displayed; the symbol “ZONE", 26 is actuated when a new selection of zone may be made.
  • Four zone annunciators (not shown) indicate to which zone the data displayed relates.
  • the display 10 may be alongside an array of push-button switches whose electrical configuration is described below and the annunciators may be four LED's adjacent symbols "1", "2", "3" and "4" located above the array of switches.
  • the sectors 12 provide an analogue display of the switching program of the zone selected for display and sectors 14 show the current time (to the nearest 1/4 hour).
  • the inner sectors 14 are actuated one at a time to act as the hour hand of an analogue clock to display the actual time (in units of a quarter of an hour).
  • the outer sectors 12 display the switching program, being actuated when the zone will be "on", but not when the zone will be "off”. Accordingly, the current state of the zone and the stage reached in the program, are clearly displayed.
  • the digital display 16 and the other elements of the display show the actual time are precisely, the day of the week and whether it is AM or PM.
  • a typical display pattern will be an arc of contiguous actuated elements 12 denoting an "ON” period and an arc of non-actuated elements 12 denoting an "OFF" period. Such a pattern and a time of day 3.00 are shown by hatched elements.
  • the time indicated by the inner sectors 14 can be manually selected by stepping the hour hand round the display.
  • the corresponding sector 12 is illuminated, and as the hand is stepped on, successive sectors 12 are actuated, to display the program being entered until an "off" time is selected.
  • Alternative display methods could be used. For instance, the inner sectors 14 could continue to display actual time, while the outer sectors display the selected time by means of a flashing sector and the program being entered, by means of constantly actuated sectors.
  • a set of switches arranged alongside the display allow the user to perform the following functions:
  • a "SET TIME” switch enables the user, by repeated actuation, to select which item of time data displayed on the digital display portion may be changed when setting time of day.
  • the change is effected by operation of a "TIME ADVANCE" switch which steps on the selected item.
  • the item selected for change flashes.
  • the date and latitude can also be changed.
  • the day to which a switching program being entered relates is set by a "SET DAY" switch.
  • a "CANCEL” switch may be operable either to cancel the whole switching program, or a current "on” period of the program.
  • a "PROGRAM” switch sets the timeswitch into or out of its programming mode, in which a new switching program can be entered.
  • the time displayed by the inner sectors 14 may be advanced by actuation of a "MOVE CURSOR” switch.
  • a "SET ON/OFF” switch is used to select the start or end of an "on” period, as appropriate.
  • the switch "SET ON/OFF” may be operable in the programming mode for selecting the switch state at each indicated time, rather than to select the start and end of "ON" periods. In this way, every 15 minute period is directly controllable, giving a timeswitch with a quarter-hour switching resolution.
  • the switch is to be used in this way, there is no limit to the number of "ON" periods which may be entered for a day.
  • a "REPEAT” switch allows the user to program the timeswitch on a selected day with the previous day's program.
  • a "SET ZONE” switch allows the zone displayed to be selected.
  • An “OVERRIDE” switch allows the zone being displayed, if on, to be switched off until the next, programmed switching on time, and vice versa.
  • switches "TIME ADVANCE” and “MOVE CURSOR” may be replaced with switches “ADVANCE” and “RETARD” which are used when the timeswitch is running, to increment or decrement time quantities, and in the programming mode to move the cursor in either direction.
  • a central processing unit (CPU) 27 provides display data on a data bus BUS1 to two display driver circuits 28 which drive the display 10 by means of buses DBUS1 and DBUS2.
  • Input means 30 constituted by the switches described above enable the user to control the timeswitch.
  • the CPU 27 has on-board memory used for storing operating routines.
  • a memory 32 supplements the on-board memory of the CPU and is used for storing switching programs.
  • the memory 32 is connected to the CPU by a two way data and address bus MBUS.
  • the CPU controls four relays 34.
  • the relays are operated in accordance with the stored switching program to open and close respective power circuit switches 35 corresponding to zones 1 to 4.
  • Power is supplied to the CPU and other circuits by a power supply unit 37 supplied from the mains and incorporating a battery to ensure program retention in case of mains supply failure.
  • a signal at mains frequency and phase is provided to the CPU by a circuit 36, and pulls the frequency of an oscillator with a crystal 39 into synchronism with the mains.
  • a counter within the CPU counts mains cycles, or oscillator cycles, and interrupts the CPU when its maximum count is reached.
  • the CPU then updates its actual time clock and resets the counter, in accordance with conventional techniques for handling real time in a microprocessor.
  • a watchdog circuit 38 which is reset by the CPU in each software cycle, interrupts the CPU if the time since it was last reset exceeds a predetermined limit, indicating a malfunction in the CPU or in the operation of the software.
  • mains input terminals L and N are connected to the PSU 37 with a fuse FS1 in the live line.
  • the CPU 27 (IC1) is an 80C49 device whose pins are as follows:-
  • the description of some pins is rather abbreviated, especially those not used in Fig. 3a.
  • the 80C49 is a member of the 8048 family in which many pins have alternative functions. These devices are well known in the art and their architecture, signals and instruction set are readily available information (e.g. Osborne "An Introduction to Microcomputers", Vol.2).
  • DBO - DB7 is a true bidirectional data bus and I/O port which can also be used as 8 low order address lines.
  • P10 - p17 and P20 - P27 are essentially latched output ports. However a pin at high level can be pulled low to provide data input when the port is read as an input port.
  • DBO - DB7 are provided with pull-up resistors 40 but may be pulled low by the CPU to output data, be pulled low by external signals to input data or be pulled permanently low by links 42 whose function is described below.
  • DBO - DB3 output or receive four data data RDO - RD3 to or from the memory 32 (IC2) and receive signals KDO - KD3 from the switches 30.
  • DB7 provides a signal SDI to the display drivers 28 (IC3 and IC4).
  • P10 to P12 provide keyboard scan signals KSCANO - KSCAN2 to the switches 30 and also provide signals CSO - CS1 to the drivers 28. Other signals to these drivers are explained below.
  • P20 - P27 provide eight address bits RAMO - RAM7 to the memory 32 while a ninth bit RAM8 goes to P15.
  • P20 to P23 are furthermore used to output signals TRIACO - 3 for the relays 34 while P24 - P27 output signals DLEDO - 3 for the four annunciator diode: mentioned above.
  • Line SDO provides a serial communication port for the CPU, so that, for instance, another computer can communicate with the timeswitch.
  • the other computer could be a main computer which controls many different functions in a factory, and which needs to be able to determine the status of the timeswitch and, perhaps, to reprogram the timeswitch. Communication through the port takes place during interrupts in the CPU operating program.
  • MBUS (Fig.2) comprises RDO - RD3 and RAMO - RAM8 in Figs. 3a and 3b.
  • the memory 32 (IC2) is a 1024 x 4-bit static CMOS RAM, such us the ⁇ PD444, whose pins are as follows:-
  • This device is well suited for the present application where battery back-up is used to prevent data loss during disruption of the mains supply, because data is retained down to a power supply level of 2V, and if the chip is not selected for a specified length of time, the power requirement is automatically reduced.
  • the circuit 36 for supplying a mains frequency signal to the CPU comprises a potential divider feeding a signal to the event counter input pin 39 of the CPU 27.
  • the watchdog circuit 38 described above comprises a capacitor C3 charged through a resistor R w from the positive supply V DD .
  • a transistor TR3 has its collector connected to the common terminal of the resistor R w and the capacitor C3, its emitter connected to V SS and its base connected to pin 32 (P15) of the CPU through a coupling capacitor, whereby the CPU may switch on TR3 to discharge C3. This is done once in every normal operating cycle of the CPU software. If a malfunction occurs, and C3 is not discharged within a time set by the values of R w and C3, the voltage across C3 continues to rise, eventually interrupting the CPU through an inverter 42 (IC5) and diode D5 whose anode is connected to the CPU interrupt pin 6.
  • annunciator diode circuit comprising LED1 (Fig.3b)
  • DLEDO For simplicity only one annunciator diode circuit, comprising LED1 (Fig.3b), is shown connected to DLEDO and only a single relay circuit is shown, connected to TRIACO .
  • Like circuits are connected to DLED1 - 3 for LED2 - 4 and are connected to TRIAC1 - 3 for the other three relay circuits.
  • the four zone annunciator diodes LED1 - LED4 are used to indicate the zone to which the displayed data relates.
  • the CPU output DLEDO drives LED1 through a pair of inverters 46 providing a signal DO .
  • Bistable relays 34 are used to reduce heat dissipation.
  • Current in the coil of the relay 34 (Fig.3(b)) and hence the state of the relay are controlled by a thyristor SCR1 fired through two inverter circuits IC5 by the CPU output TRIACO going low.
  • a voltage dependent resistor VD2 may be connected in parallel with the relay coil, but is not necessary if the relay is of the remanence type.
  • the triacs are always fired at the zero-crossing point of the mains supply to minimise switching currents.
  • the CPU determines the polarity of the mains supply at the time a triac is to be switched on, and waits until the mains crosses zero, before effecting the switching.
  • the CPU When the CPU is addressing the memory 32 (IC2) on RAMO-RAM8, a logic low level on RAMO would cause spurious triggering of SCR1. To prevent this, the CPU provides a triac holding signal TH at pin 32 when the memory 32 is being addressed.
  • the CPU output TH turns on the transistor TR1 whereby the control terminal of SCR1 is constrained to be at a voltage below the breakdown voltage of the diode D1, since the current which TR1 can sink is greater than that which the inverter IC5 can provide at its output.
  • BUS1 (Fig.2), through which the CPU communicates to the two display driver circuits 28 is formed by the lines CLK, BUSY , RESET , CSO , CS1 , CMMD, SCLK and SD1 from the CPU.
  • the drivers are ⁇ PD7225 LCD driver/controller integrated circuits described below. Data is sent to the drivers in serial form and each driver 28 incorporates a control unit for directing data flow and decoding high level commands.
  • the drivers are configured by the CPU and drive the display segments to operate in a duplex mode, that is, the driving signal for an actuated segment has a mark-space ratio of 1:1. This mode of operation places restrictions on the LCD display operating temperature range, but simplifies the display connections.
  • Each driver 28 can drive 32 display segments. One driver also selects one of two back planes in the display, thereby enabling 128 segments to be used.
  • the pins of the drivers are as follows:-
  • the commands available allow the CPU to set the driver configuration, to enable or disable a segment decoder, to enable and disable the display, and to cause a segment to blink, for instance.
  • the full set of instructions can be found in data sheets from the manufacturer, NEC Electronics U.S.A. Inc.
  • the CPU controls the LCD drivers through 6 lines, namely chip select ( CS O, CS1 ), command (CMMD/ D ), serial clock ( SCLK ), serial data input (SDI) and reset ( RESET ).
  • chip select CS O, CS1
  • command CMMD/ D
  • SCLK serial clock
  • SDI serial data input
  • RESET RESET
  • RESET is used to initialise the registers of the drivers 28 and to clear their data memories, and to disable the display.
  • the processor sends data via SDI.
  • Data is clocked in by the rising edge of SCLK , which is normally high.
  • the micro is made to do a dummy write to memory, which pulses the RAMW , i.e. SCLK line low, and at the same time, data in the accumulator is output at the BUS port DBO-DB7.
  • Bit 7 (DB7) of the BUS is connected to SDI. Thus only one bit is written to the driver at a time, as required.
  • the accumulator is rotated left once (multiplied by 2), then output to BUS again. In total, this is done 8 times to transmit a data byte (or command byte).
  • a software routine for the CPU to provide this output to the drivers can be written quite simply, the principle of rotation of data in the accumulator being well known in the microprocessor programming art.
  • the most significant bit is returned to the least significant bit position, so that the original data is returned to the accumulator after eight rotations.
  • the line CMMD/ D is used to tell the drivers 28 whether the byte being transmitted is data, which is sent directly to a display memory, or a command, from the available set of commands, which causes appropriate action within the driver.
  • the lines CSO and CS1 are used to select the driver for which the transmission is intended.
  • drivers controlling a display with two backplanes
  • the drivers have the facility to drive four planes. Accordingly, a single driver and a display with four back planes could be used.
  • a transistor TR2 with its associated circuitry, provides reference voltages to the drivers 28 on the driver inpute V LCD1, V LCD2 and V LCD3 (pins 3, 4 and 5). These reference voltages determine the level of the driving signals applied to the display elements.
  • the drive characteristics of LCD elements vary with temperature. Accordingly temperature compensation is provided for the reference voltages by the transistor TR2 and a potentiometer POT1. POT1 determines the operating point of the TR2 and hence how much amplification is given to the temperature dependent changes in the base-emitter voltage of TR2, and how the reference voltages change with temperature.
  • Figs. 3 and 4 indicate how a matrix of switches S1 to S12 is used to provide the manually operable input device 30 for entering a new switch program, for instance.
  • Each of the twelve switches S1 - S12 provides a respective one of the twelve possible connections between one of the lines KD O, KD1 , KD2 , KD3 and one of the lines KSCAN O, KSCAN1 , KSCAN2 .
  • the switches provide input to the CPU using a well known keyboard scanning technique.
  • KSCANO - 2 are activated in turn and KDO - 3 are sensed to ascertain if any switch is closed.
  • the switches are debounced by software in well known manner. When any switch is detected closed, the appropriate software routine is called.
  • the clock is updated and triacs are fired once every quarter of an hour only.
  • Fig. 5 is a flow diagram of software suitable for the CPU when the timeswitch is in its running mode.
  • the CPU When the timeswitch is started, the CPU reads the wired links 42 through the bus DBO - DB7 to determine the timeswitch configuration. The initial values of variables are then set, and any software changes consequent on the configuration are made.
  • the keyboard is then scanned for the presence of an input which, if present is debounced and decoded. Whether or not data is present, the display is updated.
  • the CPU determines whether the state of the switch is to be changed, that is whether the current time is an "ON" or an "OFF" time. If no change of state is required, the CPU reverts to the beginning of the cycle and again scans the keyboard, after retriggering the watchdog. If the status is to be changed, the desired new state is determined and the corresponding triac is fired on the positive or negative mains cycle to turn the relay on or off. The CPU then retriggers the watchdog and returns to scanning the keyboard.
  • Interrupts are serviced after the display is updated, and return after the operation of determining whether the switch state is to be changed.
  • the CPU determines whether the interrupt has come from the timer counter or the serial data port.
  • the switch could be used to control a single zone only.
  • Another possibility is a switch which is manufactured to control a number of zones, which number can be increased by connecting a module to the original switch.
  • the module may contain additional memory, required for controlling the additional zones.
  • the timeswitch can be used with mains frequencies of 50 Hz or 60 Hz as a timebase or with a crystal oscillator, in accordance with principles well known in themselves.
  • the timeswitch could be operated as a solar timeswitch, in which part of the program is related to the time of sunset or sunrise and therefore varies through the year.
  • each of the resistor links 42 is connected to the collector of a transistor TR3 whose emitter is connected to V SS and whose base is connected to RESET .
  • the CPU when turned on, reads the diode links by turning TR3 on and reading the inputs DBO-DB7. Thereafter, TR3 is turned off and the BUS can be used as normal.
  • one of the links 42 determines whether or not the switch is a solar timeswitch.
  • a second Link determines whether the CPU uses the crystal time base only or locks to mains frequency.
  • a third Link determines whether BST changeover is to occur.
  • the remaining five links set the latitude of operation. Thirty-two separate latitudes may be selected.
  • a fourth link sets the timeswitch to be a Tariff switch and a fifth link sets the number of zones to be used. The remaining threelinks are not used.
  • the timeswitch has been described with a 12 hour display, but could be arranged to display the whole 24 hour program all the time.
  • the display described would then have a resolution of only half an hour, but clearly the display could be changed, with concomitant changes in software and, if necessary, the number of LCD driver circuits, to provide a 24 hour display with quarter of an hour resolution.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Control Of Motors That Do Not Use Commutators (AREA)
  • Electric Clocks (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Fittings On The Vehicle Exterior For Carrying Loads, And Devices For Holding Or Mounting Articles (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Electromechanical Clocks (AREA)

Claims (9)

  1. Minuterie électronique comprenant un commutateur (35), des moyens d'introduction pouvant être manipulés (30), un premier moyen de commande (27, 32, 34) actionnant le commutateur (35) et stockant un programme de commutation, et ayant un mode de fonctionnement dans lequel le commutateur (35) est ouvert et fermé à des instants correspondant au programme de commutation stocké, et un mode de programmation dans lequel un nouveau programme de commutation peut être introduit par le moyen d'introduction (30), et un affichage (10) ayant une partie (10a) d'affichage de l'heure commandée par un second moyen de commande (27, 28) et formée par une première partie d'affichage comprenant des indicateurs activables de type analogique, les indicateurs de la première partie étant activés en mode de fonctionnement pour représenter le programme de commutation stocké, dans laquelle l'affichage (10) comprend en outre une seconde partie d'affichage comportant des segments activables, dans laquelle, en mode de fonctionnement, les indicateurs de la seconde partie sont activés pour représenter l'heure réelle et dans laquelle, en mode de programmation, une heure peut être introduite manuellement, l'état du commutateur (35) à cet instant pouvant ensuite être sélectionné, et l'affichage (10) représentant le programme en cours d'introduction, caractérisée en ce que lesdites première et seconde parties d'affichage de l'affichage (10) sont constituées d'une première et d'une seconde échelles (12, 14) toutes deux de type analogique.
  2. Minuterie électronique selon la revendication 1, caractérisée en ce que les échelles (12, 14 ) d'indicateurs activables sont agencées en cercles concentriques intérieur et extérieur.
  3. Minuterie électronique selon la revendication 2, caractérisée en ce que, en mode de fonctionnement, les indicateurs de la première échelle (14) sont séquentiellement activés, afin de représenter l'aiguille des heures d'une horloge analogique.
  4. Minuterie électronique selon la revendication 2 ou 3, caractérisée en ce que, en mode de fonctionnement, les indicateurs (12) de la seconde échelle sont activés par groupes afin d'indiquer des périodes du programme de commutation stocké pendant lesquelles le commutateur (35) est fermé.
  5. Minuterie électronique selon la revendication 2, 3 ou 4, caractérisée en ce que les première et seconde échelles (14, 12) sont respectivement les échelles intérieure et extérieure.
  6. Minuterie électronique selon la revendication 2, caractérisée en ce qu'en mode de programmation, les indicateurs d'une échelle (14 ) sont activés pour représenter l'aiguille des heures d'une horloge analogique affichant l'heure introduite manuellement.
  7. Minuterie électronique selon la revendication 2 ou 6, caractérisée en ce qu'en mode de programmation, les indicateurs d'une échelle (12) sont activés par groupes, afin d'indiquer des périodes du programme de commutation en cours d'introduction pendant lesquelles le commutateur (35) doit être fermé.
  8. Minuterie électronique selon les revendications 6 et 7, caractérisée en ce que, en mode de programmation, une aiguille des heures est représentée par l'échelle intérieure (14) et en ce que les périodes pendant lesquelles le commutateur (35) doit être fermé sont représentées sur l'échelle extérieure (12).
  9. Minuterie électronique selon l'une quelconque des revendications précédentes, caractérisée en ce que l'affichage (10) comporte en outre un dispositif d'affichage numérique de l'heure (16).
EP84307564A 1983-11-04 1984-11-02 Interrupteur horaire électronique Expired - Lifetime EP0141655B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AT84307564T ATE61125T1 (de) 1983-11-04 1984-11-02 Elektronischer zeitschalter.

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB08329586A GB2149153B (en) 1983-11-04 1983-11-04 Electronic timeswitch
GB8329586 1983-11-04

Publications (3)

Publication Number Publication Date
EP0141655A2 EP0141655A2 (fr) 1985-05-15
EP0141655A3 EP0141655A3 (en) 1985-07-03
EP0141655B1 true EP0141655B1 (fr) 1991-02-27

Family

ID=10551300

Family Applications (1)

Application Number Title Priority Date Filing Date
EP84307564A Expired - Lifetime EP0141655B1 (fr) 1983-11-04 1984-11-02 Interrupteur horaire électronique

Country Status (6)

Country Link
EP (1) EP0141655B1 (fr)
AT (1) ATE61125T1 (fr)
AU (1) AU562894B2 (fr)
DE (1) DE3484168D1 (fr)
GB (1) GB2149153B (fr)
NZ (1) NZ209966A (fr)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2071417A1 (fr) * 2007-12-10 2009-06-17 Prodigit Electronics Co., Ltd. Minuterie électronique avec panneau d'affichage à échelle temporelle graphique
USD634276S1 (en) 2009-06-05 2011-03-15 Leviton Manufacturing Co., Inc. Electrical device
USD640640S1 (en) 2009-10-28 2011-06-28 Leviton Manufacturing Co., Inc. Electrical device
US8050145B2 (en) 2008-02-26 2011-11-01 Leviton Manufacturing Co., Inc. Wall mounted programmable timer system
US8786137B2 (en) 2009-09-11 2014-07-22 Leviton Manufacturing Co., Inc. Digital wiring device

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8702830D0 (en) * 1987-02-09 1987-03-18 Turnright Controls Electronic programmers
JP2526938B2 (ja) * 1987-11-16 1996-08-21 オムロン株式会社 プログラマブル・タイムスイツチ
AT394279B (de) * 1990-03-14 1992-02-25 Vaillant Gmbh Elektronische schaltuhr
DE4126073B4 (de) * 1991-08-07 2005-10-13 Somfy Feinmechanik Und Elektrotechnik Gmbh Motorische Bewegungssteuerung von Rolladen und dergleichen
DE4210874C2 (de) * 1992-04-01 1997-04-10 Legrand Gmbh Elektronische Zeitschaltuhr
FR2727218A1 (fr) * 1994-11-21 1996-05-24 Martin Georges Articles d'horlogerie comportant un cadran indicateur de plages horaires
DE4446236C2 (de) * 1994-12-23 1999-06-17 Diehl Stiftung & Co Elektromechanische Herdschaltuhr
IT1276003B1 (it) * 1995-03-02 1997-10-24 Perry Electric Srl Interruttore orario elettronico per la programmazione di intervalli di tempo di eccitazione/diseccitazione di rele' e simili
CH690517A5 (fr) * 1996-05-22 2000-09-29 Modolo Dino Pièce d'horlogerie.
WO2000029915A1 (fr) * 1998-11-17 2000-05-25 Kim Joo Sul Minuterie programmable
US20020126586A1 (en) * 2000-06-27 2002-09-12 Roelof Hamberg Timer and system
US20030007420A1 (en) * 2001-07-05 2003-01-09 Koninklijke Philips Electronics N.V. Dial face of watch graphically represents calendar
GB2379286A (en) * 2001-08-29 2003-03-05 Innomind Internat Ltd Electronic multi-function watch
DE10313759B4 (de) * 2003-03-27 2005-04-21 Legrand Gmbh Digitalschaltuhr mit grafischer Schaltanzeige
JP4960697B2 (ja) * 2006-12-25 2012-06-27 パナソニックエコソリューションズ電路株式会社 タイムスイッチ

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2742242A1 (de) * 1977-09-20 1979-03-22 Ernst Ing Grad Roethke Digitale zeiger-zifferblatt-uhr mit analog-anzeigesymbolik
DE2841334C2 (de) * 1978-09-21 1984-04-05 Alre Elektro-Mechanik GmbH & Co Gerätebau KG, 1000 Berlin Vorrichtung zur Programmvorwahl von Schaltzyklen bei elektronisch gesteuerten Raumtemperaturreglern
JPS55164395A (en) * 1979-06-11 1980-12-22 Seikosha Co Ltd Timer
FR2493552A1 (fr) * 1980-10-30 1982-05-07 Hitachi Ltd Compteur de temps numerique programmable et a fonction de chronodeclenchement
DE3310344A1 (de) * 1983-03-22 1984-10-04 Viessmann Werke Kg, 3559 Allendorf Digitale schaltuhr

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2071417A1 (fr) * 2007-12-10 2009-06-17 Prodigit Electronics Co., Ltd. Minuterie électronique avec panneau d'affichage à échelle temporelle graphique
US8050145B2 (en) 2008-02-26 2011-11-01 Leviton Manufacturing Co., Inc. Wall mounted programmable timer system
USD634276S1 (en) 2009-06-05 2011-03-15 Leviton Manufacturing Co., Inc. Electrical device
USD646231S1 (en) 2009-06-05 2011-10-04 Leviton Manufacturing Co., Inc. Electrical device
USD656102S1 (en) 2009-06-05 2012-03-20 Leviton Manufacturing Co., Inc. Electrical device
US8786137B2 (en) 2009-09-11 2014-07-22 Leviton Manufacturing Co., Inc. Digital wiring device
USD640640S1 (en) 2009-10-28 2011-06-28 Leviton Manufacturing Co., Inc. Electrical device

Also Published As

Publication number Publication date
GB8329586D0 (en) 1983-12-07
NZ209966A (en) 1987-09-30
AU3467784A (en) 1985-05-09
EP0141655A3 (en) 1985-07-03
EP0141655A2 (fr) 1985-05-15
ATE61125T1 (de) 1991-03-15
DE3484168D1 (de) 1991-04-04
GB2149153A (en) 1985-06-05
AU562894B2 (en) 1987-06-18
GB2149153B (en) 1986-11-12

Similar Documents

Publication Publication Date Title
EP0141655B1 (fr) Interrupteur horaire électronique
US4355361A (en) Data processor apparatus for multitariff meter
US4279012A (en) Programmable appliance controller
US4606401A (en) Programmable thermostat
US4730941A (en) Temperature range display device for electronic thermostat
US4079366A (en) Electronic timer and thermoswitch device
KR100310078B1 (ko) 부가정보표시형아날로그시계
US4335847A (en) Electronic thermostat with repetitive operation cycle
US5506767A (en) Versatile display programmable electronic controller
US4685614A (en) Analog to digital conversion employing the system clock of a microprocessor, the clock frequency varying with analog input
US4168531A (en) Real-time clock having programmable time initialization and read-out
KR100310060B1 (ko) 모드변경신호수단을갖는아날로그시계
EP0720077A2 (fr) Thermostat programmable avec affichage de température graphique et numérique
WO1984001810A1 (fr) Thermostat numerique pourvu d'une protection contre les interruptions d'alimentation
US4428528A (en) Environmental thermostat assembly
US4531064A (en) Electronic thermostat with repetitive operation cycle
US4469274A (en) Electronic thermostat with repetitive operation cycle
GB2031614A (en) Controlling an apparatus for conditioning a liquid
US4695942A (en) Manual switch for altering a parameter in opposite directions based on length of time of switch actuation
GB2103386A (en) Electronic programmable controller device
EP0703516B1 (fr) Appareil électronique programmable pour la commande de systèmes d'irrigation
GB2040080A (en) Control apparatus for central heating systems
US20190082522A1 (en) 24 Hour Programmable Timer Custom Integrated Circuits
JPS5878287A (ja) 自動販売機制御デ−タ設定装置
GB2195475A (en) Electronic programmable logic and timing device

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): AT BE CH DE FR IT LI NL SE

AK Designated contracting states

Designated state(s): AT BE CH DE FR IT LI NL SE

17P Request for examination filed

Effective date: 19851126

17Q First examination report despatched

Effective date: 19870114

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: SCHLUMBERGER INDUSTRIES LIMITED

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH DE FR IT LI NL SE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Effective date: 19910227

Ref country code: NL

Effective date: 19910227

Ref country code: LI

Effective date: 19910227

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 19910227

Ref country code: CH

Effective date: 19910227

Ref country code: BE

Effective date: 19910227

Ref country code: AT

Effective date: 19910227

REF Corresponds to:

Ref document number: 61125

Country of ref document: AT

Date of ref document: 19910315

Kind code of ref document: T

ET Fr: translation filed
REF Corresponds to:

Ref document number: 3484168

Country of ref document: DE

Date of ref document: 19910404

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19920731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19920801

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST