EP0185328A2 - Système de commande d'affichage - Google Patents

Système de commande d'affichage Download PDF

Info

Publication number
EP0185328A2
EP0185328A2 EP85115913A EP85115913A EP0185328A2 EP 0185328 A2 EP0185328 A2 EP 0185328A2 EP 85115913 A EP85115913 A EP 85115913A EP 85115913 A EP85115913 A EP 85115913A EP 0185328 A2 EP0185328 A2 EP 0185328A2
Authority
EP
European Patent Office
Prior art keywords
code information
display
control system
display control
brightness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP85115913A
Other languages
German (de)
English (en)
Other versions
EP0185328B1 (fr
EP0185328A3 (en
Inventor
Takatoshi Ishii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ASCII Corp
Original Assignee
ASCII Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP59261822A external-priority patent/JPS61140983A/ja
Priority claimed from JP59261823A external-priority patent/JPS61140984A/ja
Application filed by ASCII Corp filed Critical ASCII Corp
Publication of EP0185328A2 publication Critical patent/EP0185328A2/fr
Publication of EP0185328A3 publication Critical patent/EP0185328A3/en
Application granted granted Critical
Publication of EP0185328B1 publication Critical patent/EP0185328B1/fr
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/028—Circuits for converting colour display signals into monochrome display signals

Definitions

  • the present invention relates to a display control system provided with digital interfaces.
  • the monochrome monitor system using a CRT or liquid crystal is more common than the color monitor system, because the former is less expensive than the latter.
  • the color monitor system is gradually increasing, a large amount of software using a color display is now found on the market.
  • color code information may be read out prior to writing into a VRAM, the read-out color code information may be converted into a hatch pattern signal, and then the converted hatch pattern signal may be written again into the VRAM.
  • the read-out color code information may be converted into a hatch pattern signal, and then the converted hatch pattern signal may be written again into the VRAM.
  • an object of the present invention is to eliminate or at least mitigate the drawbacks found in the above-mentioned conventional display control system.
  • Another object of the invention is to provide an improved display control system for use in a display system with digital interfaces, which, when software utilizing a color display is executed in the above-mentioned display system, is capable of distinguishing the resultant display contents from one another.
  • different kinds of brightness information having duties different from one another are issued correspondingly to different kinds of color code information or brightness code information respectively; dots on a display screen are established in two areas which are located adjacently to each other; and, the above-mentioned brightness information to be given to one of the above-mentioned two areas is shifted in phase with the brightness information to be given to the other area.
  • the above-mentioned code information may also be converted into a hatch pattern.
  • FIG. 1 there is illustrated a block diagram of an embodiment of the invention.
  • a display system 10 is a system which controls the display of an LCD or a CRT.
  • Display System 10 includes a CRT controller 11, a driver 12 for amplifying data signals, an attribute graphic 13, an alpha 14, a color selector 15, a color palette 16 for performing a color conversion, a composite color generator CG, and a mode select register 71.
  • CRT Controller 11 is used to generate a timing signal in accordance with a parameter when it is set.
  • Color Selector 15 outputs a 4-bit digital signal for specifying a color, when a color CRT is used as display means 20.
  • Composite Color Generator CG has code information/ brightness information conversion means CG1, CG2, and CG3. These code information/brightness information conversion means CG1, CG2, CG3 respectively generate the brightness information of duties different from each other correspondingly to the respective color code information or brightness code information, and also shift the above-mentioned brightness information in a predetermined area from the brightness information in other areas in phase. The shift amount is about 180 degrees.
  • Display System 10 further includes an internal control register 18 and circuits shown in Fig. 1.
  • a CRT or an LCD can be used.
  • VRAM a RAM for video
  • an address latch 31 for latching an address signal from a CPU
  • a data latch 32 for latching data from Display System 10
  • a character generator 33 for converting character information into dots according to a signal from Data Latch 32
  • an external control register 34 for receiving data from Internal Control Register 18.
  • FIG. 2 there is illustrated a table to show a portion of an I/O register contained in Display System 10.
  • This I/O register is provided with a plurality of register functions which differ from one another.
  • Display Means 20 data signals from the CPU (not shown) are once written into VRAM via Driver 12.
  • Display System 10 reads out VRAM 30 repeatedly to the synchronization/scanning of the CRT.
  • the thus-read-out data are latched by Data Latch 32.
  • the data are converted into dots by Character Generator 33 and Alpha 14, then converted into color signals by Color Selector 15 and finally sent to the CRT.
  • Color Palette 16 is used.
  • the above-mentioned color signals are D/A converted by Composite Color Generator CG and the resultant Y signals are sent to the CRT.
  • the execution of the above-mentioned color conversion operation means the brightness conversion.
  • FIG. 3 there is illustrated a block diagram of an example of code information/brightness information conversion means employed in the invention.
  • EXOR Circuit 50 is an exclusive-or operation circuit which receives a line count 0 signal and a dot count 0 signal.
  • Line Count 0 Signal is LSB (0-bit signal) of a line count signal
  • Dot Count 0 Signal is LSB (0-bit signal) of a dot count signal.
  • EXOR Circuit 50 When the output of EXOR Circuit 50 is "0", then signals shown by solid lines in Fig. 4 are output from ROM51 and areas shown by oblique solid lines in Fig. 5 are displayed. When the output of EXOR Circuit 50 is "1", then signals shown by broken lines in Fig. 4 are output from ROM51 and areas shown by oblique broken lines in Fig. 5 are displayed. EXOR Circuit 50 is adapted to create so-called “checkered” selection switching signals on Display Means 20.
  • ROM 51 is adapted to output the brightness information of different duties from one another correspondingly to the respective color code information AO, A1, A2 received from Color Palette 16.
  • the relationship between the above-mentioned color code information and brightness information is illustrated in Fig. 4.
  • Selector 52 is adapted to output the signal out of the output signals of ROM 51 that corresponds to the number of frames.
  • 8 frames 0 - 7 are used and the frame number is determined according to frame count 0, 1, 2 signals.
  • reference CG1 designates code information/brightness information conversion means.
  • a given piece of color code information is output from Color Palette 16 and, according to this given color code information, brightness code information is output, as shown in Fig. 4.
  • the output of EXOR Circuit 50 is "0", "1"
  • the signals are output in the wave forms respectively shown by the solid and broken lines in Fig. 4.
  • Selector 52 outputs a 1-bit signal in accordance with the then frame, which signal is then transmitted to Display Means 20.
  • the average brightness of the dot is also different so as to be able to display an intermediate brightness.
  • the intermediate brightness is made to correspond to its associated color and thus, even in a monochrome monitor, differences between colors can be recognized visually.
  • a flicker is also 180 degrees out of phase so that flickers cancel each other to become quiet.
  • Fig. 6 is a table to illustrate the patterns of ROM 51 shown in Fig. 3.
  • FIG. 7 there is illustrated a block diagram of a second embodiment of the invention.
  • a single ROM 51a is used to take the place of EXOR Circuit 50 and ROM 51 in Fig. 3.
  • reference CG2 designates code information/brightness information conversion means.
  • reference characters A, B designate the same portions as with A, B in Fig. 6, respectively.
  • FIG. 9 there is illustrated a block diagram of a third embodiment of the invention.
  • a single ROM 51b is employed to take the place of ROM 51a and Selector 52.
  • reference CG3 designates code information/brightness information conversion means.
  • code information/brightness information conversion means or circuit is composed of a ROM and an EXOR circuit for purposes of generalization of the description, it is also possible to make an equivalent circuit by using other elements such as AND, OR, INV and the like.
  • FIG. 10 there is illustrated a block diagram of a fourth embodiment of the invention.
  • Code Information Output Circuit 110 is adapted to output color code information or brightness code information in accordance with the memory contents of VRAM (Video RA14) 120.
  • the output information of Code Information Output Circuit 10 is output in the form of 3-bit signals.
  • Batch Pattern Conversion Means 130 converts the above-mentioned code information into hatch patterns and then outputs them bit by bit.
  • Hatch Pattern Conversion Means 130 outputs signals in accordance with the dot position and line position (raster position) in CRT 140.
  • FIG. 11 there is illustrated an embodiment of Hatch Pattern Conversion Means 130 employed in the above embodiment of the invention.
  • Hatch Pattern Conversion Means 130 has 8 patterns (pages) which are different from one another in gradation. The examples of these 8 patterns are illustrated in Fig. 12. Each of the 8 patterns is composed of a character box including 8 dots x 8 dots: the portions thereof shown by oblique lines represent black dots on CRT 140; and, the portions with no oblique lines stand for white dots on CRT 140.
  • one pattern is selected out of the 8 patterns and, in accordance with the lower 3 bits of the then line count signal, one line is selected out of eight lines 0 - 7. At the same time, in accordance with the lower 3 bits of a dot count signal, one dot is selected out of eight dots 0 - 7.
  • One of the above-mentioned patterns 0 - 7 is first selected according to a certain piece of the color code information since the respective pieces of the color code information (or the brightness code information) correspond to the respective patterns 0 - 7 illustrated in Fig. 12.
  • a pattern shown in Fig. 11 (pattern 1) is selected. Also, it is supposed that a position on CRT 140 is being scanned in which the lower 3 bits of the line count signal are "0" and the lower 3 bits of the dot count signal are "0". In this case, from Fig. 11, Hatch Pattern Conversion Means 130 then outputs "0" and a white color is displayed on CRT 140. Also, in case when another position on CRT 140 is being scanned in which the lower 3 bits of the line count signal are "0" and the lower 3 bits of the dot count signal are "3”, from Fig. 11, Hatch Pattern Conversion Means 130 then outputs "1" and a black color is displayed on CRT 140.
  • the hatch patterns to be displayed on CRT 140 are varied according to the color code information and such variations of the hatch patterns occur in dots.
  • the hatch patterns to be displayed on CRT 140 are varied according to the color code information and such variations of the hatch patterns occur in dots.
  • the unit of the hatch patterns may be arbitrary in size, that is, it may be m dot(s) x n dot(s) (m, n are arbitrary integers, respectively) in size. Also, the number of kinds of the hatch patterns may be other than 8, and the batch patterns may comprise other arbitrary designs than those illustrated herein.
  • the signal is selected in accordance with the dot count signal
  • either of the other elements may be selected.
  • a liquid crystal may be used in place of CRT 140.
  • the present invention has two effects that it has software compatibility and that the time necessary for its processings can be reduced, because it is capable of recognizing the differences between colors even in a system using a digital interface monochrome monitor.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
EP19850115913 1984-12-13 1985-12-13 Système de commande d'affichage Expired EP0185328B1 (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP261823/84 1984-12-13
JP59261822A JPS61140983A (ja) 1984-12-13 1984-12-13 表示制御装置
JP261822/84 1984-12-13
JP59261823A JPS61140984A (ja) 1984-12-13 1984-12-13 表示制御装置

Publications (3)

Publication Number Publication Date
EP0185328A2 true EP0185328A2 (fr) 1986-06-25
EP0185328A3 EP0185328A3 (en) 1989-09-20
EP0185328B1 EP0185328B1 (fr) 1992-09-09

Family

ID=26545268

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19850115913 Expired EP0185328B1 (fr) 1984-12-13 1985-12-13 Système de commande d'affichage

Country Status (2)

Country Link
EP (1) EP0185328B1 (fr)
DE (1) DE3586623T2 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0281502A1 (fr) * 1987-02-03 1988-09-07 Siemens Aktiengesellschaft Méthode d'affichage de couleurs individuelles en les remplaçant par des niveaux de gris

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7801690A (nl) * 1978-02-15 1979-08-17 Philips Nv Monochrome beeldweergeefinrichting.
US4225861A (en) * 1978-12-18 1980-09-30 International Business Machines Corporation Method and means for texture display in raster scanned color graphic

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0281502A1 (fr) * 1987-02-03 1988-09-07 Siemens Aktiengesellschaft Méthode d'affichage de couleurs individuelles en les remplaçant par des niveaux de gris

Also Published As

Publication number Publication date
EP0185328B1 (fr) 1992-09-09
DE3586623D1 (de) 1992-10-15
DE3586623T2 (de) 1993-03-25
EP0185328A3 (en) 1989-09-20

Similar Documents

Publication Publication Date Title
CA1229441A (fr) Circuit de conversion de signaux couleur
US4574279A (en) Video display system having multiple selectable screen formats
US5623316A (en) On-screen display apparatus and on-screen display method
US4789854A (en) Color video display apparatus
JPH0222957B2 (fr)
EP0387550B1 (fr) Dispositif de contrôle d'affichage
US5903253A (en) Image data control apparatus and display system
US4835526A (en) Display controller
EP0343636A2 (fr) Appareil pour la réception de diffusion en multiplex de caractères
JPH01321578A (ja) 画像表示装置
US4720803A (en) Display control apparatus for performing multicolor display by tiling display
EP0185328A2 (fr) Système de commande d'affichage
US5367634A (en) Display method, control circuit for the same and display device
US6040818A (en) Method and apparatus for displaying pixels on a display device
US5553204A (en) Image output apparatus for gradation image data
US5619227A (en) Picture data processing device with preferential selection among a plurality of sources
US4857909A (en) Image display apparatus
JPS61140984A (ja) 表示制御装置
JPS58199387A (ja) 画像表示装置
JPS61140983A (ja) 表示制御装置
KR860002755A (ko) 컬러 화상(Color 畵像)의 표시장치
JPH0876739A (ja) ビットマップフォントの縮小画面表示方法および縮小画面表示装置
GB2246932A (en) Combined graphics,character and line image generator
JPH04372988A (ja) 液晶パネル制御装置
JPH0448398B2 (fr)

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19851213

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB NL

17Q First examination report despatched

Effective date: 19910305

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB NL

REF Corresponds to:

Ref document number: 3586623

Country of ref document: DE

Date of ref document: 19921015

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19991117

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19991214

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19991228

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19991231

Year of fee payment: 15

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20001213

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20010701

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20001213

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20010831

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20010701

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20011002