EP0323619A3 - Schaltung zum Vergleichen einer Vielzahl binärer Eingänge - Google Patents
Schaltung zum Vergleichen einer Vielzahl binärer Eingänge Download PDFInfo
- Publication number
- EP0323619A3 EP0323619A3 EP88121601A EP88121601A EP0323619A3 EP 0323619 A3 EP0323619 A3 EP 0323619A3 EP 88121601 A EP88121601 A EP 88121601A EP 88121601 A EP88121601 A EP 88121601A EP 0323619 A3 EP0323619 A3 EP 0323619A3
- Authority
- EP
- European Patent Office
- Prior art keywords
- circuit
- comparing
- binary inputs
- binary numbers
- binary
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30021—Compare instructions, e.g. Greater-Than, Equal-To, MINMAX
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/02—Comparing digital values
- G06F7/026—Magnitude comparison, i.e. determining the relative order of operands based on their numerical value, e.g. window comparator
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Optimization (AREA)
- Mathematical Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Computational Mathematics (AREA)
- Software Systems (AREA)
- Computing Systems (AREA)
- Logic Circuits (AREA)
- Error Detection And Correction (AREA)
- Manipulation Of Pulses (AREA)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP32520287A JPH01169530A (ja) | 1987-12-24 | 1987-12-24 | M入力比較回路 |
| JP325202/87 | 1987-12-24 | ||
| JP32520187A JPH01169529A (ja) | 1987-12-24 | 1987-12-24 | M入力比較回路 |
| JP325201/87 | 1987-12-24 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| EP0323619A2 EP0323619A2 (de) | 1989-07-12 |
| EP0323619A3 true EP0323619A3 (de) | 1989-10-04 |
Family
ID=26571760
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP88121601A Withdrawn EP0323619A3 (de) | 1987-12-24 | 1988-12-23 | Schaltung zum Vergleichen einer Vielzahl binärer Eingänge |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US4918636A (de) |
| EP (1) | EP0323619A3 (de) |
| AU (1) | AU606559B2 (de) |
| CA (1) | CA1290026C (de) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2693800B2 (ja) * | 1988-12-28 | 1997-12-24 | 甲府日本電気株式会社 | 浮動小数点データ総和演算回路 |
| SE463584B (sv) * | 1989-04-20 | 1990-12-10 | Ericsson Telefon Ab L M | Saett och anordning foer noggrann digital maetning av tids- eller faslaeget i ett signalpulstaag |
| GB2232280B (en) * | 1989-05-31 | 1993-10-13 | Plessey Co Plc | A digital electronic device for processing an image. |
| JPH0833810B2 (ja) * | 1989-06-19 | 1996-03-29 | 甲府日本電気株式会社 | ベクトルデータ検索装置 |
| JP2682189B2 (ja) * | 1990-03-12 | 1997-11-26 | 日本電気株式会社 | 表示制御回路 |
| US5202679A (en) * | 1991-04-01 | 1993-04-13 | United Technologies Corporation | Mid-value signal selection system |
| US5359548A (en) * | 1992-04-15 | 1994-10-25 | Fujitsu Limited | Floating-point arithmetic system having multiple-input addition and subtraction means |
| US5357237A (en) * | 1992-09-04 | 1994-10-18 | Motorola, Inc. | In a data processor a method and apparatus for performing a floating-point comparison operation |
| US5455899A (en) * | 1992-12-31 | 1995-10-03 | International Business Machines Corporation | High speed image data processing circuit |
| JP2812126B2 (ja) * | 1993-01-13 | 1998-10-22 | 住友金属工業株式会社 | ランクオーダフィルタ |
| US5418736A (en) * | 1994-03-11 | 1995-05-23 | Nexgen, Inc. | Optimized binary adders and comparators for inputs having different widths |
| US5394351A (en) * | 1994-03-11 | 1995-02-28 | Nexgen, Inc. | Optimized binary adder and comparator having an implicit constant for an input |
| US5539332A (en) * | 1994-10-31 | 1996-07-23 | International Business Machines Corporation | Adder circuits and magnitude comparator |
| US5822786A (en) * | 1994-11-14 | 1998-10-13 | Advanced Micro Devices, Inc. | Apparatus and method for determining if an operand lies within an expand up or expand down segment |
| US7599974B2 (en) * | 2004-03-22 | 2009-10-06 | Arm Limited | Data processing apparatus and method for comparing floating point operands |
| US20060089956A1 (en) * | 2004-10-25 | 2006-04-27 | Sadeh Yaron M | Classification unit and methods thereof |
| JP5423958B2 (ja) * | 2009-07-21 | 2014-02-19 | セイコーエプソン株式会社 | 信号判定回路、集積回路装置及び電子機器 |
| US8554823B2 (en) * | 2010-09-02 | 2013-10-08 | Texas Instruments Incorporated | Technique for optimization and re-use of hardware in the implementation of instructions used in viterbi and turbo decoding, using carry and save arithmetic |
| CN105471419B (zh) * | 2014-09-11 | 2019-01-25 | 西门子公司 | 二值输入电路 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0068678A2 (de) * | 1981-06-23 | 1983-01-05 | Northern Telecom Limited | Vergleichungsschaltkreis und Verfahren |
| EP0112982A2 (de) * | 1982-12-30 | 1984-07-11 | International Business Machines Corporation | Verfahren und Anordnung zur Minimum/Maximum-Bestimmung von Datenwörtern |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3731765A (en) * | 1971-06-09 | 1973-05-08 | Reliance Electric Co | Multiple digital comparator |
| US3845465A (en) * | 1973-01-12 | 1974-10-29 | Us Air Force | Associative storage apparatus for comparing between specified limits |
| US3825895A (en) * | 1973-05-14 | 1974-07-23 | Amdahl Corp | Operand comparator |
| US3955177A (en) * | 1975-03-26 | 1976-05-04 | Honeywell Information Systems Inc. | Magnitude comparison circuit |
| US4255740A (en) * | 1979-06-18 | 1981-03-10 | Rca Corporation | Systems for comparing and ranking a plurality of signal inputs |
| DE3343404A1 (de) * | 1983-11-30 | 1985-06-05 | Siemens AG, 1000 Berlin und 8000 München | Schaltungsanordnung zur schnellen ermittlung der betragsmaessig groessten differenz von drei binaer dargestellten zahlenwerten |
| US4760374A (en) * | 1984-11-29 | 1988-07-26 | Advanced Micro Devices, Inc. | Bounds checker |
| US4734876A (en) * | 1985-12-18 | 1988-03-29 | Motorola, Inc. | Circuit for selecting one of a plurality of exponential values to a predetermined base to provide a maximum value |
-
1988
- 1988-12-21 AU AU27332/88A patent/AU606559B2/en not_active Ceased
- 1988-12-22 CA CA000586802A patent/CA1290026C/en not_active Expired - Lifetime
- 1988-12-23 US US07/289,268 patent/US4918636A/en not_active Expired - Fee Related
- 1988-12-23 EP EP88121601A patent/EP0323619A3/de not_active Withdrawn
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0068678A2 (de) * | 1981-06-23 | 1983-01-05 | Northern Telecom Limited | Vergleichungsschaltkreis und Verfahren |
| EP0112982A2 (de) * | 1982-12-30 | 1984-07-11 | International Business Machines Corporation | Verfahren und Anordnung zur Minimum/Maximum-Bestimmung von Datenwörtern |
Non-Patent Citations (1)
| Title |
|---|
| PATENT ABSTRACTS OF JAPAN * |
Also Published As
| Publication number | Publication date |
|---|---|
| US4918636A (en) | 1990-04-17 |
| AU2733288A (en) | 1989-06-29 |
| EP0323619A2 (de) | 1989-07-12 |
| CA1290026C (en) | 1991-10-01 |
| AU606559B2 (en) | 1991-02-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0213342A3 (de) | Programmierbarer Wecksignalgenerator | |
| EP0314034A3 (de) | Logische Verarbeitungsschaltung | |
| EP0188621A4 (de) | Numerisches regelsystem. | |
| AU2733288A (en) | Circuit for comparing a plurality of binary inputs | |
| CA2088062A1 (en) | Coded qam system | |
| EP0154503A3 (de) | Verarbeitungsvorrichtung für digitale Signale | |
| EP0164421A4 (de) | Programmierbares kontrollgerät. | |
| EP0372512A3 (de) | Wahrheitswerterzeugende Grundschaltung und Schaltung | |
| MY104439A (en) | Switching circuitry | |
| EP0203422A3 (de) | Tri-state-Auswahlschaltung für Datenverarbeitungssystem | |
| EP0762656A3 (de) | Analog-Digital-Wandler | |
| WO1988005984A3 (en) | Method and apparatus for multiplexing signals from electromagnetic radiation detectors | |
| EP0289359A3 (de) | Digitale Multibit-Schwellenvergleicher | |
| GB2190257B (en) | Method and circuit for the a/d conversion of a d.c. voltage signal | |
| AU575970B2 (en) | Combining output signals from a plurality of transmitters | |
| EP0180604A4 (de) | Beseitigung von organischen stoffen aus den strömen gemäss dem bayer-verfahren. | |
| EP0286394A3 (de) | Handrührgerät | |
| DE3751438D1 (de) | Schaltung zur Erzeugung eines pulsförmigen Ausgangssignales aus drei binären Eingangssignalen. | |
| EP0281633A4 (de) | Signalsenderanordnung eines unglückverhinderungssystems. | |
| JPS6460110A (en) | Code identifying circuit | |
| GR78242B (de) | ||
| IE802198L (en) | Monolithic integrated circuit | |
| SU699669A1 (ru) | Способ преобразовани электрических сигналов | |
| EP0359072A3 (de) | Digitales Nachrichtenübertragungssystem mit Übertragung einer Zusatz-Information | |
| ES8307866A1 (es) | Procedimiento de obtencion de una composicion liquida curable a base de esteres insaturados. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| 17P | Request for examination filed |
Effective date: 19881223 |
|
| AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): BE DE FR GB IT NL SE |
|
| PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
| AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): BE DE FR GB IT NL SE |
|
| 17Q | First examination report despatched |
Effective date: 19910312 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
| 18D | Application deemed to be withdrawn |
Effective date: 19920222 |