EP0604448B1 - Procede d'adressage d'une cellule a cristaux liquides du type a matrice - Google Patents

Procede d'adressage d'une cellule a cristaux liquides du type a matrice Download PDF

Info

Publication number
EP0604448B1
EP0604448B1 EP92916450A EP92916450A EP0604448B1 EP 0604448 B1 EP0604448 B1 EP 0604448B1 EP 92916450 A EP92916450 A EP 92916450A EP 92916450 A EP92916450 A EP 92916450A EP 0604448 B1 EP0604448 B1 EP 0604448B1
Authority
EP
European Patent Office
Prior art keywords
blanking
pulses
select
pulse
addressing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP92916450A
Other languages
German (de)
English (en)
Other versions
EP0604448A1 (fr
Inventor
Paul Surguy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Central Research Laboratories Ltd
Original Assignee
Central Research Laboratories Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Central Research Laboratories Ltd filed Critical Central Research Laboratories Ltd
Publication of EP0604448A1 publication Critical patent/EP0604448A1/fr
Application granted granted Critical
Publication of EP0604448B1 publication Critical patent/EP0604448B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3622—Control of matrices with row and column drivers using a passive matrix
    • G09G3/3629—Control of matrices with row and column drivers using a passive matrix using liquid crystals having memory effects, e.g. ferroelectric liquid crystals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202—Addressing of scan or signal lines
    • G09G2310/0205—Simultaneous scanning of several lines in flat panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/06—Details of flat display driving waveforms
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/06—Details of flat display driving waveforms
    • G09G2310/061—Details of flat display driving waveforms for resetting or blanking
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/06—Details of flat display driving waveforms
    • G09G2310/065—Waveforms comprising zero voltage phase or pause
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes

Definitions

  • the present invention relates to a method for addressing a matrix-type liquid crystal cell and the method has particular, although not exclusive, relevance to such cells as are employed within visual displays and the like.
  • One known method of addressing a matrix-array type liquid crystal cell is that disclosed in UK Patent Number GB 2,173,336B.
  • the cell is treated as a matrix of orthogonal row and column electrodes. Waveforms are applied to both the rows and columns in order to selectively switch the individual elements into either the dark (non-light transmitting) state, or the light transmitting state.
  • To the column electrodes may be applied two types of data waveform: "on” or "unchanged”. Synchronised to these waveforms are those waveforms which are applied to the row electrodes, these are termed “select”, “non-select” and "blank”. At any one time, only one row electrode has the “select” waveform applied to it, and at least one other row electrode has the "blank” waveform applied to it. All the remaining row electrodes have the "non-select" waveform applied thereto.
  • a row electrode Contemporaneously with the application of the data waveform, a row electrode has the blank waveform applied to it. It will be apparent to those skilled in the art that with any such system it is a requirement to maintain dc compensation, or charge balancing, that is both the "on" and “unchanged” data waveforms must have no dc component.
  • the system exemplified in GB 2,173,336B suffers from the shortcomings that the response time of the liquid crystal material is slowed down if the blanking waveform is applied to a row electrode only shortly before the application of the select waveform to that same row electrode. This is because the magnitude of the blanking waveform is greater than that required to set the liquid crystal material into its dark state and therefore a degree of relaxation must ensue before the electrode addressing activity may occur.
  • the disclosure in GB 2,173,336B does indicate generally that the duration and amplitude of blanking pulses can be concomitantly changed to suit specific requirements, but there is no indication that the expedient could have value in addressing the shortcomings identified above.
  • the solution advocated involves the introduction of one or more gaps into the data pulse waveforms.
  • the introduction of gaps into the data pulse waveforms is undesirable because (being of extremely short duration) they require the switching circuits and associated components to have extremely high reaction speed.
  • DE 3,501,982 describes another addressing technique, in which blanking pulses are applied simultaneously to both sets of electrodes; each individual blanking pulse being of smaller amplitude than the strobing (or select) pulse, but the combined effect of the two synchronised blanking pulses being such as to create, at the pixels, a voltage which exceeds that of the strobing (select) pulse.
  • a method of addressing a matrix-array type liquid crystal cell including ferroelectric liquid crystal material comprising a plurality of pixels which are defined by areas of overlap between members of a first set of electrodes on one side of the material and members of a second set of electrodes, oriented orthogonal to the first set, on the other side of the material; in which method the pixels of the array are addressed on a line-by-line basis after blanking, wherein unipolar blanking pulses are applied exclusively to the members of the first set of electrodes to effect blanking and wherein for selective addressing of the pixels, unipolar select pulses are applied serially and exclusively to the members of the first set of electrodes while charge-balanced bipolar data pulses are applied exclusively and in parallel to the members of the second set, the positive going parts of the data pulses being synchronised with the select pulses for one data significance and the negative going parts of the data pulses being synchronised with the select pulses for the other data significance, wherein the polarities
  • the present invention provides a method for addressing a matrix-array type liquid crystal cell whereby the potential for the response time of the liquid crystal material being slowed down is reduced by providing a blanking pulse whose amplitude and duration may be modified as desired, within working limits.
  • a matrix-array type liquid crystal cell shown generally as 2 comprises an array of overlapping orthogonal row 4 and column 6 electrodes between which is disposed liquid crystal material (not shown).
  • the data signals which may be applied to the column electrodes 6 are the "unchanged” waveform 8 and the "on” waveform 10.
  • the row electrode 4 waveforms, which are applied synchronous with the column electrode waveforms 8,10 are the "select” 12, "non-select” 14 and "blank” 16 waveforms.
  • Figures 2(a), (b), (c) and (d) illustrate the resultant waveforms at the intersections of row and column electrodes 4,6 as a result of combining the selected waveforms applied thereto.
  • the method of addressing one particular pixel 3 within cell 2, which is defined by an area of overlap between a row electrode 4 and a column electrode 6 is as follows: Before any addressing of the cell 2 with display data may take place, the row 4 of which the one particular pixel 3 forms a part must first be set into the dark state state. This is achieved by applying a blanking waveform 16 thereto. This is necessary to ensure that the whole row 4 is set into a predetermined state from which display data addressing may take place.
  • the desired display data waveform 8 or 10, say 8, is applied to the desired column electrode 6 which intersects or overlies pixel 3. Simultaneously, the corresponding electrode 4 which overlies pixel 3 has applied thereto the select waveform 12.
  • the select waveform 12 By reference particularly to figure 2(a) it will be seen that the combination of unchanged waveform 8 and select waveform 12 at pixel 3 creates a specific combined waveform. Similarly, if the on waveform 10 had been selected instead of the unchanged waveform 8, then the resulting waveform at pixel 3 would have been that which is shown in figure 2(b).
  • the electrode for the next row which it is desired to address will receive blanking waveform 16 ready for addressing, as above.
  • V d is the voltage of the data waveform 8,10 and T is the time duration of a waveform having this voltage amplitude.
  • V s is the amplitude of the select waveform 12;
  • V b is the amplitude of the blanking waveform 16.
  • the areas defined by the select 12 and blanking pulses 16 are equal, although the area defined by the select pulse may never be less than that of the preceding blanking pulse.
  • the blanking pulse 16 has an implitude V s /n and duration mT as compared with select pulse 12 which has amplitude V s and duration T.
  • Figure 5 illustrates the switching characteristics of the cell 2 by plotting the voltage applied thereto against the time for which this voltage is applied. It is known to those skilled in the art that generally, the magnitude of the blanking pulse 16 is greater than is actually required in order to set each pixel 3 into the "dark" state. Because of this, then some relaxation period immediately subsequent to the application of the blanking pulse will be necessary before addressing takes place. Thus, by reducing the amplitude of the blanking waveform 16 in accordance with the present invention, yet still remaining within the switching boundary of figure 5, the need for a relaxation period may be obviated.
  • n and m may be used, although integer values have been found convenient. There is no necessity for n and m to be equal but m must be greater than or equal to n.
  • n and m are chosen to be equal, it is preferable that values of greater than or equal to 2 are chosen; this is because a value of less than 2 would lead to the blanking waveform 16 amplitude and duration being such that it approaches that of Figure 1(a), which causes no switching. In this case the blanking waveform 16 would be ineffective.
  • FIG 4 an illustration is given of the general waveform which appears at pixel 3 when it is addressed with a blanking pulse 16 in accordance with the present invention.
  • This figure illustrates the requirement V s /n>V d , because it can be seen that if the amplitude of the blanking pulse 16, V s /n falls below V d , then there will be some time during the blanking period when the voltage changes polarity, and this change in polarity may promote switching in the opposite direction away from the desired blank (or dark) state. Hence the limit V s /n > V d .
  • the amplitude of the blanking pulse 16 must be greater than or equal to that of the data pulses 8,10. This is so that during application of the blanking pulse 16 there is no excursion of the difference between blanking pulse 16 and either data pulse 8 or 10 to a polarity opposite that of blanking pulse 16.
  • the present invention provides a method of addressing a matrix-array type liquid crystal cell having a modified blanking waveform whereby the response time of the liquid is maintained.
  • the number of lines of pixels between the application of the blanking pulse 16 and the select pulse 12 may be reduced to 8 or less.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

Procédé d'adressage d'un affichage à cristaux liquides du type à matrice consistant à occulter toutes les lignes de pixels situées à l'intérieur de l'affichage à cristaux liquides avant l'adressage à afficher. La réduction de l'amplitude de l'impulsion d'occultation (16) permet de l'appliquer à une ligne particulière se trouvant huit lignes ou davantage en-dessous avant application de l'impulsion de sélection nécessaire (12) à l'affichage des renseignements. Ceci se traduit par une maximisation de luminosité de l'affichage et par une réduction de scintillement.

Claims (7)

  1. Un procédé d'adressage d'une cellule (2) à cristaux liquides du type à réseau matriciel incluant une matière à cristaux liquide ferroélectrique, la cellule comprenant une série de pixels (3) qui sont définis par des zones de recouvrement entre des éléments d'un premier ensemble (4) d'électrodes agencé sur un premier côté de la matière et des éléments d'un deuxième ensemble (6) d'électrodes, orienté orthogonalement au premier ensemble et agencé sur l'autre côté de la matière; procédé dans lequel les pixels du réseau sont adressés sur une base ligne par ligne après effacement, des impulsions unipolaires (16) d'effacement étant appliquées exclusivement aux éléments du premier ensemble (4) d'électrodes pour effectuer un effacement et des impulsions unipolaires (12) de sélection étant appliquées sériellement et exclusivement, pour un adressage sélectif des pixels, aux éléments du premier ensemble (4) d'électrodes tandis que des impulsions bipolaires, équilibrées en charge (8, 10), de données sont appliquées exclusivement et en parallèle aux éléments du deuxième ensemble (6), les parties devenant positives des impulsions de données étant synchronisées avec les impulsions de sélection pour une première signification de données et les parties devenant négatives des impulsions (8, 10) de données étant synchronisées avec les impulsions de sélection (12) pour l'autre signification de données, les polarités des impulsions de sélection (12) et d'effacement (16) étant opposées et invariables, et caractérisé en ce que des réductions du temps de réponse de ladite matière cristalline liquide audit adressage sélectif des pixels (3) lorsque des impulsions d'effacement (16) et des impulsions de sélection (12) sont appliquées temporairement l'une près de l'autre sont atténuées en utilisant des impulsions d'effacement (16) d'une amplitude Vs/n et d'une durée mT, où Vs est la tension d'impulsion (12) de sélection, T est la durée de l'impulsion (12) de sélection, et n et m sont des valeurs arbitraires, m étant supérieur ou égal à n de sorte que l'amplitude d'une impulsion donnée quelconque (16) d'effacement est inférieure à celle d'une impulsion donnée quelconque (12) de sélection.
  2. Un procédé selon la revendication 1 dans lequel n et m sont des valeurs égales de façon que l'équilibrage de charge soit maintenu pour les éléments individuels du premier ensemble (4) d'électrodes dès lors que les zones définies par les impulsions de sélection (12) et d'effacement (16) sont égales.
  3. Un procédé selon la revendication 1 ou la revendication 2 dans lequel n et m sont des valeurs entières.
  4. Un procédé selon la revendication 3 dans lequel la valeur de n et de m est de 2.
  5. Un procédé selon la revendication dans lequel m est supérieur à n.
  6. Un procédé selon la revendication 5 dans lequel n et m sont des valeurs entières.
  7. Un procédé selon l'une quelconque des revendications précédentes dans lequel l'impulsion d'effacement (16) est appliquée, à une ligne donnée quelconque de pixels (3) du réseau, avant que l'impulsion (12) de sélection n'y soit appliquée, le nombre de lignes comprises entre les impulsions d'effacement (16) et les impulsions de sélection (12) étant inférieur ou égal à 8.
EP92916450A 1991-09-21 1992-08-07 Procede d'adressage d'une cellule a cristaux liquides du type a matrice Expired - Lifetime EP0604448B1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB9120210 1991-09-21
GB919120210A GB9120210D0 (en) 1991-09-21 1991-09-21 Method of addressing a matrix-array type liquid crystal cell
PCT/GB1992/001464 WO1993006586A1 (fr) 1991-09-21 1992-08-07 Procede d'adressage d'une cellule a cristaux liquides du type a matrice

Publications (2)

Publication Number Publication Date
EP0604448A1 EP0604448A1 (fr) 1994-07-06
EP0604448B1 true EP0604448B1 (fr) 1998-01-28

Family

ID=10701816

Family Applications (1)

Application Number Title Priority Date Filing Date
EP92916450A Expired - Lifetime EP0604448B1 (fr) 1991-09-21 1992-08-07 Procede d'adressage d'une cellule a cristaux liquides du type a matrice

Country Status (6)

Country Link
EP (1) EP0604448B1 (fr)
JP (1) JP3122137B2 (fr)
CA (1) CA2119459C (fr)
DE (1) DE69224292T2 (fr)
GB (1) GB9120210D0 (fr)
WO (1) WO1993006586A1 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0772455A (ja) * 1993-09-01 1995-03-17 Sony Corp アクティブマトリクス液晶表示装置
JP4267073B2 (ja) 1996-10-09 2009-05-27 日本ゼオン株式会社 ノルボルネン系重合体組成物を溶媒に溶解させた溶液
JP4187269B2 (ja) 1996-10-29 2008-11-26 日本ゼオン株式会社 架橋性重合体組成物
WO1999000435A1 (fr) 1997-06-30 1999-01-07 Sanyo Chemical Industries, Ltd. Resine polymerisable, resines durcies, isolants, composants d'appareils electriques et appareils electriques fabriques au moyen de ces derniers
JP3890738B2 (ja) 1998-04-09 2007-03-07 日本ゼオン株式会社 軟質重合体配合樹脂組成物
JP6078215B2 (ja) * 2013-06-29 2017-02-08 義夫 遠山 バッティング練習装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3501982A1 (de) * 1984-01-23 1985-07-25 Canon K.K., Tokio/Tokyo Verfahren zum ansteuern einer lichtmodulationsvorrichtung
GB2173336B (en) * 1985-04-03 1988-04-27 Stc Plc Addressing liquid crystal cells

Also Published As

Publication number Publication date
CA2119459A1 (fr) 1993-04-01
GB9120210D0 (en) 1991-11-06
JPH06511095A (ja) 1994-12-08
JP3122137B2 (ja) 2001-01-09
WO1993006586A1 (fr) 1993-04-01
EP0604448A1 (fr) 1994-07-06
DE69224292D1 (de) 1998-03-05
CA2119459C (fr) 2002-11-26
DE69224292T2 (de) 1998-07-23

Similar Documents

Publication Publication Date Title
KR100204794B1 (ko) 박막트랜지스터 액정표시장치
EP0479530B1 (fr) Dispositif à cristaux liquides ferroélectriques
US5247376A (en) Method of driving a liquid crystal display device
WO2005071651A1 (fr) Dispositif d'affichage electrophoretique
KR0147590B1 (ko) 매트릭스형 액정표시소자 구동 장치 및 방법
KR100337865B1 (ko) 액정 표시 소자의 구동방법
EP1410374B1 (fr) Dispositif de commande d'affichage et procede de commande
GB2294797A (en) Method of addressing a liquid crystal display
KR20040037177A (ko) 매트릭스 구동 방법, 매트릭스 구동 회로 및 액정디스플레이 장치
WO1993006586A1 (fr) Procede d'adressage d'une cellule a cristaux liquides du type a matrice
EP0662234B1 (fr) Adressage de l'echelle de gris des afficheurs a cristaux liquides ferroelectriques
US5400049A (en) Display control device with compensation for rounded or ringing waveforms
JP2504105B2 (ja) アクティブマトリクス型液晶表示器の駆動方法
US5515073A (en) Addressing a matrix of bistable pixels
GB2217891A (en) Matrix display device
EP0706168A1 (fr) Dispositif d'affichage à cristaux liquides, générateur d'impulsion d'attaque et méthode pour adressage un dispositif d'affichage à cristaux liquides
EP0614563B1 (fr) Dispositif d'affichage a cristaux liquides
EP0708956B1 (fr) Adressage multiplex utilisant des impulsions auxiliaires
WO1993012516A1 (fr) Affichages a cristaux liquides
JP3584045B2 (ja) 液晶素子の駆動方法
EP0438262B1 (fr) Méthode de commande d'un panneau d'affichage à cristaux liquides
JP3229450B2 (ja) 平面型表示デバイスのマトリックス駆動方法
JPH05100637A (ja) 液晶表示装置の駆動法
JPH11212057A (ja) 液晶表示装置の駆動方法
JPH02297520A (ja) 液晶表示装置の駆動方法

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19940319

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT NL

17Q First examination report despatched

Effective date: 19951006

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: CENTRAL RESEARCH LABORATORIES LIMITED

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT NL

ITF It: translation for a ep patent filed
REF Corresponds to:

Ref document number: 69224292

Country of ref document: DE

Date of ref document: 19980305

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20030808

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20030904

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20030930

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20031028

Year of fee payment: 12

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040807

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20050301

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20050301

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20040807

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20050429

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20050301

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20050807