EP0966756A2 - Procede d'implantation ionique - Google Patents
Procede d'implantation ioniqueInfo
- Publication number
- EP0966756A2 EP0966756A2 EP98954693A EP98954693A EP0966756A2 EP 0966756 A2 EP0966756 A2 EP 0966756A2 EP 98954693 A EP98954693 A EP 98954693A EP 98954693 A EP98954693 A EP 98954693A EP 0966756 A2 EP0966756 A2 EP 0966756A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- ions
- ion
- implantation
- phosphorus
- species
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/21—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically active species
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/202—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
- H10P30/204—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/225—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of a molecular ion, e.g. decaborane
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
- H10D30/0312—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes
- H10D30/0314—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes of lateral top-gate TFTs comprising only a single gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
- H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
Definitions
- This invention relates to an ion implantation process, particularly ion implantation of phosphorus into a semiconductor substrate using ion implanting equipment having mass separation.
- Ion implantation is an important technique used in the manufacture of semiconductor devices. Ion shower systems are commonly used for implantation into a larger area of semiconductor material. Alternatively, an ion implantation apparatus is known using mass-analysed ion implantation, which effects selection by mass of ions desired for implantation into the semiconductor substrate.
- a mass spectrometer typically performs the mass separation using a static magnetic field generated by an electron magnet, wherein selected ion species are obtained by controlling the electric current in the magnetic coil so that the selected ion species pass through a resolving slit. Mass separation is suitable for narrow ion implantation beams, which can be scanned to cover a large area semiconductor layer.
- phosphorus One common donor atom implanted into semiconductor material to create an n-type doped semiconductor is phosphorus, and it is known to use an ion source of phosphine (PH 3 ) for phosphorus doping.
- PH 3 phosphine
- a problem with conventional ion shower implantation is that a number of ion species are implanted into the semiconductor substrate during the implantation process.
- Mass separation systems may also not have the resolution to discriminate between individual ion species.
- phosphorus hydride ions present in ionised phosphine
- have very similar atomic masses to phosphorus ions so that accurate mass analysis is required in order to separate the phosphorus ion species.
- Implantation of some hydrides may not be considered to be a problem, particularly in the case of poly-silicon or single crystal silicon semiconductor substrates. However, for doping of amorphous silicon layers the effects of hydride impurities is more pronounced. It has been recognised that implantation of hydrogen ions should be avoided, and the ion implantation system described in US 4,533,831 seeks to avoid implantation of hydrogen ions. This is achieved generally by separating heavier ions from lighter ions. 5 US 4, 533,831 does not eliminate the implantation of phosphorus hydride ions.
- an ion implantation process comprising performing mass separation of ions from an ionised source of phosphorus so as to select P 2 ions and reject phosphorus hydride ion ⁇ o species and implanting the P 2 ions into a semiconductor material.
- the implantation process of the invention selects P 2 ions.
- a phosphine (PH 3 ) ion source When beam current analysis is performed on the ion species derived from a phosphine (PH 3 ) ion source, it is revealed that there are no hydride ions surrounding (on the mass axis) the P 2 ion species. Consequently, a rough mass separation
- the 15 procedure may enable efficient separation of the P 2 ions, with the result that the ion implantation process can be controlled to eliminate any hydrogen implantation into the semiconductor substrate.
- the invention is therefore particularly suited to the use of gaseous phosphine as the ion source and which is readily available and already conventionally used in phosphorus implantation
- the invention provides particular advantages for implantation into amorphous silicon, because it has been found that the introduction even of hydride ions into amorphous silicon significantly deteriorates the properties of the amorphous silicon semiconductor devices.
- the invention also provides a method of manufacturing thin film transistors using an ion implantation process of the invention, in particular, the ion implantation process is used to define drain and source regions of the thin film transistors in an amorphous silicon layer.
- the invention relates to ion implantation for doping of phosphorus into a semiconductor substrate, so as to produce n-type doped semiconductor material.
- a known source of phosphorus ions is phosphine (PH 3 ), and ionisation of a phosphine source results in the ion species shown in Figure 1 , which plots the beam current of the particular species against the effective mass (atomic mass divided by charge).
- a non-linear scale is used for the effective mass axis, and no values for beam current are given- the height of the peaks of the Figure are for comparison purposes only.
- the ion species of greatest interest in Figure 1 are the P + and P 2 + ion species, although phosphorus hydride ions (PH + , PH 2 + , PH 3 + ) are also present as well as well as hydrogen ions (H + , H 2 + , H 3 + ) and other phosphorus species (P 3 + , P 4 + ).
- the P + ion is selected using mass separation, and all other ion species are rejected.
- the mass separation equipment must be capable of distinguishing between a PH + ion (atomic mass 32) and a P + ion (atomic mass 31).
- an ion shower system results in doping of all ion species without mass selection.
- the mass separation may be performed by conventional techniques, and a conventional mass-analysis ion implantation apparatus employing a mass spectrometer and producing a narrow ion implantation beam for scanning over a semiconductor material may be controlled to perform the implantation process of the invention.
- a conventional mass-analysis ion implantation apparatus employing a mass spectrometer and producing a narrow ion implantation beam for scanning over a semiconductor material may be controlled to perform the implantation process of the invention.
- the details of such an apparatus will not be described in this description, as those skilled in the art of silicon processing will be aware of the available alternatives.
- the section of P 2 ions also enables lower energy implantation to be performed by a given ion implantation apparatus.
- a conventional ion implantation apparatus may operate at 20kV, and the efficiency of the apparatus will drop significantly if the operating voltage is greatly reduced.
- the use of the single-charge P 2 + phosphorus ion pair enables the implantation depth to be reduced so that the apparatus is operating in the same manner as a 10kV implantation process selecting individual P + phosphorus ions.
- the reduced implantation depth is desirable for implantation of thin film semiconductor layers and may also prevent contamination of the substrate beneath the semiconductor layers.
- the implantation apparatus can operate at the optimum operating voltage for a reduced implant depth. Operation at the ideal operating voltage results in increased beam currents, and a consequent reduction in the implantation time required.
- the implantation time is further reduced.
- the problem of hydrogen implantation is particularly significant for amorphous silicon semiconductor devices.
- the doping concentration required for the manufacture of amorphous silicon semiconductor devices is much greater than the doping requirement for poly- silicon semiconductor devices.
- a typical doping concentration for amorphous silicon TFTs is 10 16 ions per cm 2 , compared with 10 12 to 10 13 ions per cm 2 for poly-silicon. A possible reduction in the implantation time therefore becomes important, as well as the need to reduce the implantation of unwanted impurities.
- One particular application of the ion implantation described above is the manufacture of thin film transistors, and the ion implantation process is then particularly suited for defining drain and source regions of amorphous silicon thin film transistors.
Landscapes
- Physical Vapour Deposition (AREA)
- Thin Film Transistor (AREA)
- Element Separation (AREA)
Abstract
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GBGB9726191.1A GB9726191D0 (en) | 1997-12-11 | 1997-12-11 | Ion implantation process |
| GB9726191 | 1997-12-11 | ||
| PCT/IB1998/001925 WO1999030358A2 (fr) | 1997-12-11 | 1998-12-03 | Procede d'implantation ionique |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| EP0966756A2 true EP0966756A2 (fr) | 1999-12-29 |
| EP0966756B1 EP0966756B1 (fr) | 2006-11-22 |
Family
ID=10823446
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP98954693A Expired - Lifetime EP0966756B1 (fr) | 1997-12-11 | 1998-12-03 | Procede d'implantation ionique |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US6184536B1 (fr) |
| EP (1) | EP0966756B1 (fr) |
| JP (1) | JP2001511953A (fr) |
| KR (1) | KR100560022B1 (fr) |
| DE (1) | DE69836476D1 (fr) |
| GB (1) | GB9726191D0 (fr) |
| WO (1) | WO1999030358A2 (fr) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6982215B1 (en) * | 1998-11-05 | 2006-01-03 | Chartered Semiconductor Manufacturing Ltd. | N type impurity doping using implantation of P2+ ions or As2+ Ions |
| CN101908473B (zh) * | 2002-06-26 | 2013-03-13 | 山米奎普公司 | 通过植入n-及p-型簇离子及负离子制造cmos器件的方法 |
| US7608521B2 (en) | 2006-05-31 | 2009-10-27 | Corning Incorporated | Producing SOI structure using high-purity ion shower |
| CN100595352C (zh) * | 2007-07-17 | 2010-03-24 | 佳科太阳能硅(龙岩)有限公司 | 太阳能级多晶硅大锭的制备方法 |
| KR101982903B1 (ko) * | 2012-02-14 | 2019-05-27 | 엔테그리스, 아이엔씨. | 주입 용품에서 인 축적을 최소화하기 위한 대체 물질 및 혼합물 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58164134A (ja) * | 1982-03-24 | 1983-09-29 | Hitachi Ltd | 半導体装置の製造方法 |
| US4881817A (en) | 1986-09-19 | 1989-11-21 | The Board Of Trustees Of The Leland Stanford Junior University | Fiber optic rotation sensor utilizing high birefringence fiber and having reduced intensity type phase errors |
| US4904616A (en) * | 1988-07-25 | 1990-02-27 | Air Products And Chemicals, Inc. | Method of depositing arsine, antimony and phosphine substitutes |
| US5517084A (en) * | 1994-07-26 | 1996-05-14 | The Regents, University Of California | Selective ion source |
-
1997
- 1997-12-11 GB GBGB9726191.1A patent/GB9726191D0/en not_active Ceased
-
1998
- 1998-12-03 WO PCT/IB1998/001925 patent/WO1999030358A2/fr not_active Ceased
- 1998-12-03 DE DE69836476T patent/DE69836476D1/de not_active Expired - Fee Related
- 1998-12-03 JP JP53046499A patent/JP2001511953A/ja not_active Abandoned
- 1998-12-03 KR KR1019997007171A patent/KR100560022B1/ko not_active Expired - Fee Related
- 1998-12-03 EP EP98954693A patent/EP0966756B1/fr not_active Expired - Lifetime
- 1998-12-09 US US09/208,507 patent/US6184536B1/en not_active Expired - Fee Related
Non-Patent Citations (1)
| Title |
|---|
| See references of WO9930358A2 * |
Also Published As
| Publication number | Publication date |
|---|---|
| KR100560022B1 (ko) | 2006-03-13 |
| DE69836476D1 (de) | 2007-01-04 |
| WO1999030358A3 (fr) | 1999-08-26 |
| JP2001511953A (ja) | 2001-08-14 |
| KR20000070906A (ko) | 2000-11-25 |
| US6184536B1 (en) | 2001-02-06 |
| WO1999030358A2 (fr) | 1999-06-17 |
| GB9726191D0 (en) | 1998-02-11 |
| EP0966756B1 (fr) | 2006-11-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Rimini | Ion implantation: basics to device fabrication | |
| US8110820B2 (en) | Ion beam apparatus and method for ion implantation | |
| EP1579481B1 (fr) | Procede de fabrication de semi-conducteurs par implantation d'agregats d'ions d'hydrure de bore | |
| CN1973346B (zh) | 一种离子植入装置和一种通过植入氢化硼簇离子制造半导体的方法 | |
| US6055460A (en) | Semiconductor process compensation utilizing non-uniform ion implantation methodology | |
| US5661043A (en) | Forming a buried insulator layer using plasma source ion implantation | |
| US6130436A (en) | Acceleration and analysis architecture for ion implanter | |
| US6138606A (en) | Ion implanters for implanting shallow regions with ion dopant compounds containing elements of high solid solubility | |
| Rubin et al. | Ion implantation in silicon technology | |
| US5397718A (en) | Method of manufacturing thin film transistor | |
| US11804537B2 (en) | Channeled implants for SiC MOSFET fabrication | |
| US7294561B2 (en) | Internal gettering in SIMOX SOI silicon substrates | |
| GB2309579A (en) | Ion implantation | |
| EP0966756B1 (fr) | Procede d'implantation ionique | |
| US6982215B1 (en) | N type impurity doping using implantation of P2+ ions or As2+ Ions | |
| US6177679B1 (en) | Ion implanter with impurity interceptor which removes undesired impurities from the ion beam | |
| WO2022086670A1 (fr) | Système et technique pour la création de régions implantées à l'aide de multiples angles d'inclinaison | |
| US6191012B1 (en) | Method for forming a shallow junction in a semiconductor device using antimony dimer | |
| JP7768119B2 (ja) | クラスターイオンビームの生成方法及びクラスターイオンの注入方法 | |
| Wu et al. | Large area shower implanter for thin film transistors | |
| US20050224723A1 (en) | Ion beam apparatus and method of implanting ions | |
| JPS58100349A (ja) | 多重イオン打込み装置 | |
| O'Connor et al. | The use of negative ions to enhance beam currents at low energies in an MeV ion implanter | |
| JPH0559586B2 (fr) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB |
|
| 17P | Request for examination filed |
Effective date: 20000228 |
|
| GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
| GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
| GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
| AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
| REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
| REF | Corresponds to: |
Ref document number: 69836476 Country of ref document: DE Date of ref document: 20070104 Kind code of ref document: P |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20070703 |
|
| EN | Fr: translation not filed | ||
| PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
| GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20070222 |
|
| 26N | No opposition filed |
Effective date: 20070823 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20070222 Ref country code: FR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20070713 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20061122 |