EP0973084B1 - Circuit intégré avec un régulateur de tension - Google Patents

Circuit intégré avec un régulateur de tension Download PDF

Info

Publication number
EP0973084B1
EP0973084B1 EP99113089A EP99113089A EP0973084B1 EP 0973084 B1 EP0973084 B1 EP 0973084B1 EP 99113089 A EP99113089 A EP 99113089A EP 99113089 A EP99113089 A EP 99113089A EP 0973084 B1 EP0973084 B1 EP 0973084B1
Authority
EP
European Patent Office
Prior art keywords
voltage
voltage divider
voltage regulator
integrated circuit
divider
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP99113089A
Other languages
German (de)
English (en)
Other versions
EP0973084A3 (fr
EP0973084A2 (fr
Inventor
Christian Sichert
Rainer Bartenschlager
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qimonda AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of EP0973084A2 publication Critical patent/EP0973084A2/fr
Publication of EP0973084A3 publication Critical patent/EP0973084A3/fr
Application granted granted Critical
Publication of EP0973084B1 publication Critical patent/EP0973084B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current 
    • G05F1/46—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC
    • G05F1/468—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC characterised by reference voltage circuitry, e.g. soft start, remote shutdown
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current 
    • G05F1/46—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC
    • G05F1/56—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices
    • G05F1/575—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices characterised by the feedback circuit

Definitions

  • the invention relates to an integrated circuit according to the preamble of claim 1.
  • an operational amplifier is used as a voltage regulator to which the actual and the setpoint are supplied.
  • the operational amplifier is followed by a switching transistor, which provides the voltage to be regulated at the output of the regulator, which is derived from a higher voltage.
  • the voltage dividing ratio of the first voltage divider and the value of the reference voltage determine the value of the regulated output voltage.
  • About the arranged between the regulated output voltage and ground voltage divider flows a leakage current, which is greater, the smaller the total resistance of the voltage divider.
  • increasing the ohmic resistance of the resistive elements of the voltage divider the sensitivity of the voltage regulator is reduced. Namely, this sensitivity depends on the RC constant, which is determined by the voltage divider and the associated input capacitance of the operational amplifier.
  • the voltage regulator has a plus input for supplying an actual value and a minus input for supplying a reference voltage as a setpoint.
  • the input for the actual value is connected to a first voltage divider, and a second voltage divider is connected in series with a switching element and can be activated and deactivated by this.
  • the invention has for its object to provide an integrated circuit of the type described, in which a sufficient sensitivity of the voltage regulator is ensured and on the other hand, the leakage current occurring is reduced.
  • a second voltage divider is connected in parallel, which has the same voltage divider ratio as the first voltage divider and which can be activated and deactivated by at least one switching element.
  • both voltage dividers have the same voltage divider ratio, the same value of the output voltage of the voltage regulator to be regulated results both when the second voltage divider is activated and when the voltage divider is deactivated, since the resulting voltage divider ratio is always constant.
  • the resistance value is different in both cases, so that in each case different RC constants result with the unchanged input capacitance of the voltage regulator and thus the sensitivity (regulating speed) the voltage regulator is changed. If the second voltage divider is deactivated and only the first voltage divider is active, the result of the relatively higher resistance value is both a lower sensitivity of the voltage regulator and a lower leakage current which flows via the voltage divider.
  • the second voltage divider is activated, the total resistance results from the parallel connection of the respective resistance elements and therefore will in any case be lower than in the previously described case, so that the sensitivity of the voltage regulator is increased due to the reduced RC constant, but at the same time the leakage current increases over the resulting voltage divider.
  • the at least one switching element which serves for activating or deactivating the second voltage divider is controlled via a mode signal which switches the switching element in a normal mode of the integrated circuit and blocks the switching element in an energy saving mode ,
  • an energy saving mode of an integrated circuit is understood to mean an operating mode in which its current consumption is significantly reduced compared to a normal operating mode. This is achieved, for example, by maintaining only certain basic functions while turning off other functions. Due to the low power consumption in the energy-saving mode, the output voltage of the voltage regulator to be regulated, which serves to supply the integrated circuit or parts thereof, is exposed to a substantially lower load than in the normal operating mode. Therefore, load changes in the energy saving mode are extremely low. For this reason, the voltage regulator in the power saving mode need not have the same sensitivity as in the normal mode. Therefore, it is unproblematic to accept higher resistance values of the first voltage divider in the energy saving mode.
  • the advantage to be achieved by the invention is greater, the greater the difference between the resistance values of the first and the second voltage divider. This is because the greatest difference in the height of the leakage current flowing in each case through the resulting voltage divider results.
  • the voltage regulator may be, for example, an operational amplifier.
  • the invention is also applicable to all other voltage regulators in which the control sensitivity depends on a voltage divider ratio.
  • FIG. 1 shown integrated circuit has an operational amplifier OP, which is fed by an external voltage V Ext .
  • a setpoint input of the operational amplifier OP is supplied with a reference voltage V Ref as the setpoint.
  • the output of the operational amplifier is connected to the control terminal of a switching transistor T in the form of a p-channel transistor.
  • the switching transistor T connects via its main current path, the external supply voltage V Ext to the first electrode of a buffer capacitor C, whose second electrode is connected to ground.
  • an internal supply voltage V int to be regulated is generated by switching the switching transistor T.
  • the internal supply voltage V Int is fed back to an actual value input of the operational amplifier OP.
  • FIG. 1 shown circuit to a second voltage divider, which is connected in parallel to the first voltage divider and having a first resistance element R1 and a second resistance element R2.
  • the second voltage divider has, between the internal supply voltage V Int and the first resistance element R1, a first switching element S1 in the form of a p-channel transistor and between the second resistance element R2 and ground a second switching element S2 in the form of an n-channel transistor.
  • the control terminals of these two switching elements S1, S2 are connected directly or via an inverter I with a mode signal EN.
  • the operating mode signal EN it is possible to simultaneously switch or block the two switching elements S1, S2. In this way, an activation of the second voltage divider in a normal mode of the integrated circuit or a deactivation of the second voltage divider in an energy saving mode.
  • the voltage dividing ratio of the first voltage divider R3, R4 coincides with the voltage dividing ratio of the second voltage divider R1, R2. Therefore, in the normal mode in which the second voltage divider R1, R2 is activated, the same resulting voltage dividing ratio results as in the power saving mode in which only the first voltage divider is effective. Thus, in both cases, the internal supply voltage V int to be regulated is regulated to the same value. However, the resistance values of the resistance elements of the first voltage divider R3, R4 are much larger than those of the second voltage divider R1, R2. Thus, in the energy saving mode, a much lower leakage current through the first voltage divider results than in the normal mode by the resulting voltage divider, which is formed by the parallel connection of the first and the second voltage divider.
  • the sensitivity of the voltage regulator in the energy saving mode is lower than in the normal mode, since the sensitivity and thus the control speed of the voltage regulator depends significantly on the RC constant, which is formed by the resistance value of the respective voltage divider and the input capacitance of the actual value input of the operational amplifier OP.
  • the input capacitance C P of the operational amplifier OP is shown in FIG. 1 for purposes of illustration.
  • the RC constant is formed by the product of the resistance value of the parallel connection of the third resistance element R3 and the fourth resistance element R4 and the input capacitance CP.
  • the normal mode it is formed by the product of the parallel connection of the resistance values of the first R1, the second R2, the third R3 and the fourth R4 resistance element and the input capacitance CP.
  • the resistance elements R1, R2, R3, R4 may be formed, for example, by field-effect transistors.
  • the buffer capacity C which serves for buffering the internal supply voltage V Int , can be formed, for example, by the input capacitances of circuit units supplied by the internal supply voltage. If these values are too low, an additional buffer capacity may be provided.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)
  • Control Of Electrical Variables (AREA)

Claims (4)

  1. Circuit intégré ayant un régulateur (OP) de tension pour produire une tension (VInt) interne d'alimentation, dans lequel :
    - le régulateur (OP) de tension a une entrée pour l'amenée d'une valeur réelle et une entrée pour l'amenée d'une tension (VRef) de référence en tant que valeur de consigne,
    - l'entrée pour la valeur réelle est reliée à un premier diviseur (R3, R4) de tension, auquel la tension (VInt) interne d'alimentation s'applique, de sorte que la sensibilité du régulateur (OP) de tension dépend de la valeur d'au moins un élément (R3) résistif du premier diviseur de tension, et
    - un deuxième diviseur (R1, R2) de tension peut être activé et désactivé par un circuit (S1, S2) de commutation,
    caractérisé en ce que
    - le deuxième diviseur (R1, R2) de tension a, entre une première résistance (R1) et la tension (VInt) interne d'alimentation, un premier élément (S1) de commutation du dispositif (S1, S2) de commutation et, entre une deuxième résistance (R 2) et la masse, un deuxième élément (S2) de commutation du dispositif (S1, S2) de commutation,
    - les bornes de commande des deux éléments (S1 et S2) de commutation peuvent être alimentées, directement ou par l'intermédiaire d'un inverseur (I), en un signal (EN) de type de fonctionnement, et
    - le deuxième diviseur (R1, R2) de tension a le même rapport de diviseur de tension que le premier diviseur de tension et est monté en parallèle avec le premier diviseur (R3, R4) de tension.
  2. Circuit suivant la revendication 1,
    caractérisé en ce que le signal (EN) de type de fonctionnement rend, dans un type de fonctionnement normal du circuit intégré, le dispositif de commutation passant et le bloque dans un type de fonctionnement avec économie d'énergie.
  3. Circuit suivant la revendication 1 ou 2,
    caractérisé en ce que le premier diviseur (R3, R4) de tension a une valeur ohmique sensiblement plus grande que le deuxième diviseur (R1, R2) de tension.
  4. Circuit suivant l'une des revendications précédentes,
    caractérisé en ce que le régulateur (OP) de tension contient un amplificateur opérationnel auquel la valeur réelle et la valeur de consigne sont amenées.
EP99113089A 1998-07-17 1999-07-06 Circuit intégré avec un régulateur de tension Expired - Lifetime EP0973084B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19832309 1998-07-17
DE19832309A DE19832309C1 (de) 1998-07-17 1998-07-17 Integrierte Schaltung mit einem Spannungsregler

Publications (3)

Publication Number Publication Date
EP0973084A2 EP0973084A2 (fr) 2000-01-19
EP0973084A3 EP0973084A3 (fr) 2000-04-05
EP0973084B1 true EP0973084B1 (fr) 2009-06-24

Family

ID=7874492

Family Applications (1)

Application Number Title Priority Date Filing Date
EP99113089A Expired - Lifetime EP0973084B1 (fr) 1998-07-17 1999-07-06 Circuit intégré avec un régulateur de tension

Country Status (4)

Country Link
US (1) US6133779A (fr)
EP (1) EP0973084B1 (fr)
DE (2) DE19832309C1 (fr)
TW (1) TWM251161U (fr)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2789190B1 (fr) * 1999-01-28 2001-06-01 St Microelectronics Sa Alimentation regulee a fort taux de rejection du bruit d'une tension d'alimentation
US6300810B1 (en) * 1999-02-05 2001-10-09 United Microelectronics, Corp. Voltage down converter with switched hysteresis
KR100351931B1 (ko) * 2000-05-30 2002-09-12 삼성전자 주식회사 반도체 메모리 장치의 전압 감지 회로
US6351137B1 (en) * 2000-08-15 2002-02-26 Pulsecore, Inc. Impedance emulator
US6479974B2 (en) 2000-12-28 2002-11-12 International Business Machines Corporation Stacked voltage rails for low-voltage DC distribution
DE10354534A1 (de) 2003-11-12 2005-07-14 Atmel Germany Gmbh Schaltungsanordnung zur Spannungserfassung
DE10360030A1 (de) * 2003-12-19 2005-07-21 Infineon Technologies Ag Halbleiterspeichervorrichtung und Verfahren zum Betreiben einer Halbleiterspeichervorrichtung
DE102004001577B4 (de) * 2004-01-10 2007-08-02 Infineon Technologies Ag Halbleiter-Speicherschaltung und Verfahren zum Betreiben derselben in einem Bereitschaftsmodus
KR100586545B1 (ko) * 2004-02-04 2006-06-07 주식회사 하이닉스반도체 반도체 메모리 장치의 오실레이터용 전원공급회로 및 이를이용한 전압펌핑장치
US6956429B1 (en) * 2004-02-09 2005-10-18 Fairchild Semiconductor Corporation Low dropout regulator using gate modulated diode
KR100596977B1 (ko) * 2004-08-20 2006-07-05 삼성전자주식회사 외부 기준 전압과 내부 기준 전압을 동시에 이용하는 기준전압 발생 회로 및 이를 이용한 기준 전압 발생 방법
US9256239B2 (en) 2011-03-17 2016-02-09 Watlow Electric Manufacturing Company Voltage controlling circuit

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3105198A1 (de) * 1981-02-13 1982-09-09 Philips Patentverwaltung Gmbh, 2000 Hamburg "schaltungsanordnung zur genauen einstellung einer elektrischen spannung"
JPS60238915A (ja) * 1984-05-11 1985-11-27 Ikegami Tsushinki Co Ltd 定電流発生回路
DE69329172T2 (de) * 1992-06-29 2001-04-05 Eastman Kodak Co., Rochester Photographisches Element enthaltend einen DIR-Kuppler und einen eine Säure löslichmachende Gruppe enthaltenden Bleich- beschleuniger freisetzenden Kuppler
US5467009A (en) * 1994-05-16 1995-11-14 Analog Devices, Inc. Voltage regulator with multiple fixed plus user-selected outputs
JP3516556B2 (ja) * 1996-08-02 2004-04-05 沖電気工業株式会社 内部電源回路
US6066979A (en) * 1996-09-23 2000-05-23 Eldec Corporation Solid-state high voltage linear regulator circuit
ES2194091T3 (es) * 1996-12-05 2003-11-16 St Microelectronics Srl Circuito de control de un transistor de potencia para un regulador de voltaje.

Also Published As

Publication number Publication date
TWM251161U (en) 2004-11-21
EP0973084A3 (fr) 2000-04-05
DE19832309C1 (de) 1999-10-14
EP0973084A2 (fr) 2000-01-19
DE59915043D1 (de) 2009-08-06
US6133779A (en) 2000-10-17

Similar Documents

Publication Publication Date Title
DE3341345C2 (de) Längsspannungsregler
DE69633043T2 (de) Spannungsregelung mit Lastpolstabilisation
DE69724212T2 (de) Ausgangstreiberschaltung für einen stabilisierten DC-Stromversorgungsschaltkreis
DE69802577T2 (de) Lastpol stabilizierter Spannungsregler
DE4315738C2 (de) Strombegrenzungsschaltung und Konstantspannungsquelle für diese
DE69530905T2 (de) Schaltung und Verfahren zur Spannungsregelung
DE4124427C2 (de) Schaltung zum Erzeugen einer inneren temperaturstabilisierten Versorgungsspannung
DE60225124T2 (de) Regelungseinrichtung mit kleiner Verlustspannung, mit großem Lastbereich und schneller innerer Regelschleife
DE10110273C2 (de) Spannungsgenerator mit Standby-Betriebsart
DE2935858C2 (fr)
DE10249162B4 (de) Spannungsregler
DE69325569T2 (de) Shuntregler für eine Stromversorgung
DE60017049T2 (de) Linearer Regler mit niedrigem Reihenspannungsabfall
EP0421516B1 (fr) Dispositif d'alimentation avec régulation de tension et limiteur de courant
EP0973084B1 (fr) Circuit intégré avec un régulateur de tension
DE19681425B3 (de) Schaltung und Verfahren zum Regeln einer Spannung
DE112021005632T5 (de) Low-dropout-regler mit begrenzung des einschaltstroms
DE2250625A1 (de) Stromregler
EP0749059A2 (fr) Borne de contact de télécommunication avec régulateur de tension
DE69123525T2 (de) Trennschalterausgangstufe mit Einschwingenschutz
DE69812755T2 (de) Schutzschaltung gegen Kurzschlüsse
DE69113860T2 (de) Schaltungsanordnung zur Regelung des Leitungsstroms in einem Telefonapparat.
DD277562A1 (de) Schaltung zur strombegrenzung mit foldback-verhalten
EP1118928A1 (fr) Circuit de régulation de la consommation d'énergie d'un circuit intégré
DE102018116669B4 (de) Verfahren zum Betrieb eines stützkondensatorfreien Low-Drop-Spannungsreglers mit großem Spannungsbereich

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB IE IT

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

RIC1 Information provided on ipc code assigned before grant

Free format text: 7G 05F 1/575 A, 7G 05F 1/46 B

17P Request for examination filed

Effective date: 20000818

17Q First examination report despatched

Effective date: 20001030

AKX Designation fees paid

Free format text: DE FR GB IE IT

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: INFINEON TECHNOLOGIES AG

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IE IT

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

REF Corresponds to:

Ref document number: 59915043

Country of ref document: DE

Date of ref document: 20090806

Kind code of ref document: P

RAP2 Party data changed (patent owner data changed or rights of a patent transferred)

Owner name: QIMONDA AG

REG Reference to a national code

Ref country code: IE

Ref legal event code: FD4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090624

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20090924

26N No opposition filed

Effective date: 20100325

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090924

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090624

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 17

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 59915043

Country of ref document: DE

Owner name: POLARIS INNOVATIONS LTD., IE

Free format text: FORMER OWNER: INFINEON TECHNOLOGIES AG, 85579 NEUBIBERG, DE

REG Reference to a national code

Ref country code: FR

Ref legal event code: TP

Owner name: INFINEON TECHNOLOGIES AG, DE

Effective date: 20160212

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20160613

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20160628

Year of fee payment: 18

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 59915043

Country of ref document: DE

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20180330

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170731