Classifications

• • G—PHYSICS
  • G06—COMPUTING OR CALCULATING; COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F15/00—Digital computers in general; Data processing equipment in general
  • G06F15/76—Architectures of general purpose stored program computers
  • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
  • G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
  • G06F15/7814—Specially adapted for real time processing, e.g. comprising hardware timers

Definitions

• the present invention relates to a flash memory and, more particularly, to a reprogrammable flash memory micro controller.
• the flash memory may be configured as a programmable logic controller.
• the controller CPU includes a microprocessor, possibly supplemented with a custom control instruction processor (boolean processor), for execution of the user program under the supervision of an operating system, random access data memory (RAM) for user and operating system data, battery backed RAM or non- volatile EEPROM for storing the user program, and a permanent ROM or EPROM for storage of the operating system software.
• a custom control instruction processor boost converter
• RAM random access data memory
• the controller CPU includes a microprocessor, possibly supplemented with a custom control instruction processor (boolean processor), for execution of the user program under the supervision of an operating system, random access data memory (RAM) for user and operating system data, battery backed RAM or non- volatile EEPROM for storing the user program, and a permanent ROM or EPROM for storage of the operating system software.
• RAM random access data memory
• EEPROM electrically erasable programmable read-only memory
• the user program is typically prepared on a general purpose computer and loaded into the PLC in symbolic form.
• the loading is typically by means of a serial communications protocol, though a removable memory cartridge may sometimes be used to by-pass this step.
• the symbolic code is converted to executable code by a compiler. Included in the system software that must be permanently stored in ROM, there is the actual operating system that coordinates execution, the communications software to support transfer of the user program and data, and the compiler which converts the symbolic user program to executable form.
• the operating system has to coordinate the communications, compilation, and program execution functions. This requires some sophistication of the operating system to respond to communications events, queue/de queue deferred tasks, and manage mode transitions between program mode and run mode.
• the compiler and communications software functions may be quite large, and significantly extend permanent storage requirements beyond that needed for controlling the execution of the user program.
• micro controllers including the data RAM and operating system ROM on a single chip with the microprocessor.
• the user program is contained in an external storage device: battery backed RAM, EPROM, or EEPROM, possibly added to the basic unit as a removable memory cartridge.
• the functions of the programmable logic controller are located in physically separable units. These physically separable units include a program execution device, or control device, whose function is limited to sequencing through the user logic program and a communication/programming device, which provides the programmability function.
• a micro controller incorporating a micro processor, RAM, and re programmable Flash EPROM in a single package implements the logical core of the program execution device.
• the external pins of this package can be largely devoted to the 110 functions of the programmed control task, and do not need to be utilized for access of external memory devices by the micro processor.
• External memory devices, data / address busses, buffers, etc. are eliminated from the architecture, reducing size and cost of the control function.
• the communication / programming device provides in a separable package all functions required for external communication and conversion of the user program from symbolic form to binary code, and loading of that code into the program execution device.
• This binary code is programmed into the re programmable memory of the program execution device by direct manipulation of the logic controls of the re programmable memory. These controls are carried via dual use pins on the micro controller, which are used for the main mission I/O function of the controller when the user program is executing.
• the binary code loaded into the micro controller includes a compilation of the symbolic user control program with a system support kernel.
• the kernel provides support for time base functions seen as services by the user, watchdog timer maintenance, and re-starting of the user program after each completion of the user program sequence.
• the block diagram below shows the extreme simplicity of the program execution device. This diagram shows, as non-essential auxiliary features, a watchdog timer function to disable outputs on controller failure and optical isolation of inputs and outputs.
• the communication / programming device consists of a micro processor or micro controller, together with sufficient RAM and ROM to handle the given tasks, a communications port useable by a general purpose computer, and controlled lines to a programming port which can program the ROM of the program execution device.
• the advantage of this invention is that it minimizes components required to implement the most often used portion of a programmable logic controller, thus leading to lower cost.
• the burden of communications and compilation firmware and storage hardware, which is required only for program development, is excluded from the program execution device.
• the communication and program compilation tools are included in a separate programming device, by which the user may make use of a single instance of the programming device to program a potentially very large number of program execution devices.
• Fig. 1 shows the invention.
• the functions of the programmable logic controller are located in physically separable units.
• These physically separable units include a program execution device, or control device, whose function is limited to sequencing through the user logic program and a communication/programming device, which provides the programmability function.
• a micro controller 10 incorporating a micro processor 12, RAM 14, and reprogrammable Flash EPROM 16 in a single package l ⁇ implements the logical core of the program execution device.
• the external pins 20 of this package can be largely devoted to the I/O functions of the programmed control task, and do not need to be utilized for access of external memory devices by the micro processor.
• External memory devices, data / address busses, buffers, etc. are eliminated from the architecture, reducing size and cost of the control function.
• the communication / programming device provides in a separable package all functions required for external communication and conversion of the user program from symbolic form to binary code, and loading of that code into the program execution device.
• This binary code is programmed into the re programmable memory of the program execution device by direct manipulation of the logic controls of the re programmable memory. These controls are carried via dual use pins on the micro controller, which are used for the main mission I/O function of the controller when the user program is executing.
• the binary code loaded into the micro controller includes a compilation of the symbolic user control program with a system support kernel.
• the kernel provides support for time base functions seen as services by the user, watchdog timer maintenance, and re-starting of the user program after each completion of the user program sequence.
• the diagram of Fig. 1 below shows the extreme simplicity, yet novel ingenuity, of the program execution device.
• This diagram shows, as non-essential auxiliary features, a watchdog timer 22 function to disable outputs on controller failure and optical isolation 24 of inputs and outputs.
• the communication / programming device consists of a micro processor or micro controller, together with sufficient RAM and ROM to handle the given tasks, a communications port useable by a general purpose computer, and controlled lines to a programming port which can program the ROM of the program execution device.
• the advantage of this invention is that it minimizes components required to implement the most often used portion of a programmable logic controller, thus leading to lower cost.
• the burden of communications and compilation firmware and storage hardware, which is required only for program development, is excluded from the program execution device.
• the communication and program compilation tools are included in a separate programming device, by which the user may make use of a single instance of the programming device to program a potentially very large number of program execution devices.

Landscapes

• Engineering & Computer Science (AREA)
• Computer Hardware Design (AREA)
• General Engineering & Computer Science (AREA)
• Theoretical Computer Science (AREA)
• Computing Systems (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Physics & Mathematics (AREA)
• General Physics & Mathematics (AREA)
• Programmable Controllers (AREA)
• Logic Circuits (AREA)

Applications Claiming Priority (5)

Publications (1)

Family

ID=26857839

Family Applications (1)

Country Status (3)

Families Citing this family (3)

Family Cites Families (9)

• 2000
  • 2000-10-26 EP EP00980243A patent/EP1281131A2/de not_active Ceased
  • 2000-10-26 WO PCT/US2000/029639 patent/WO2001031474A2/en not_active Ceased
  • 2000-10-26 CN CNB008149674A patent/CN100388262C/zh not_active Expired - Fee Related

Non-Patent Citations (3)

Also Published As

Similar Documents

Legal Events