EP1425848A2 - Circuit de compensation aval - Google Patents

Circuit de compensation aval

Info

Publication number
EP1425848A2
EP1425848A2 EP02754031A EP02754031A EP1425848A2 EP 1425848 A2 EP1425848 A2 EP 1425848A2 EP 02754031 A EP02754031 A EP 02754031A EP 02754031 A EP02754031 A EP 02754031A EP 1425848 A2 EP1425848 A2 EP 1425848A2
Authority
EP
European Patent Office
Prior art keywords
feed forward
loop
output
power amplifier
comparator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP02754031A
Other languages
German (de)
English (en)
Inventor
Calin Moldoveanu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Redline Communications Inc
Original Assignee
Redline Communications Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Redline Communications Inc filed Critical Redline Communications Inc
Publication of EP1425848A2 publication Critical patent/EP1425848A2/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32—Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3223—Modifications of amplifiers to reduce non-linear distortion using feed-forward
    • H03F1/3229—Modifications of amplifiers to reduce non-linear distortion using feed-forward using a loop for error extraction and another loop for error subtraction

Definitions

  • the present invention relates to feed forward compensation circuits.
  • feed forward compensation circuits to compensate for the non-linearity of radio frequency (RF) power amplifiers.
  • RF radio frequency
  • feed forward compensation circuits included components that can be trimmed to tune the circuit for operation.
  • One of the main drawbacks of the feed forward scheme is the difficulty in maintaining an optimum operating state due to the drift of parameters of the components.
  • An object of the present invention is to provide an improved feed forward compensation circuit.
  • a feed forward compensating circuit for coupling to a radio frequency power amplifier having an input and an output comprising: a first loop for generating an error signal representation of signal distortion due to the power amplifier; and a second loop for the applying a compensating signal derived from the error signal to the output.
  • the first loop including a first comparator for controlling amplitude adjustment therein and a second comparator for controlling phase adjustment therein.
  • a method of compensating for radio frequency power amplifier distortion comprising the steps of: determining a difference between an input signal to the RF power amplifier and an output from the RF power amplifier.
  • Fig. 1 illustrates a known feed forward compensation circuit
  • Fig. 2 illustrates a feed forward compensation circuit in accordance with an embodiment of the present invention
  • Fig. 3 graphically illustrates various signals within the circuit of Fig. 2 when operational.
  • the feed forward compensation circuit 10 includes an input 12, and output 14, a nulling loop 16 and a compensation loop 18.
  • the nulling loop 16 includes a first splitter 20, in front of a power amplifier 22, a second splitter 24 after the power amplifier 22, an amplitude adjuster 26 a phase adjuster 28 and a comparator 30.
  • the compensation loop 18 includes an amplitude adjuster 32, a phase adjuster 34, and an amplifier 36 and a combiner 38.
  • the nulling loop samples an RF signal at the input 12 and at an output of amplifier 22 via splitters 20 and 24. Because of non-linearity of the power amplifier 22, distortions are introduced in the RF amplification chain between the input 12 and the output 14.
  • the nulling loop 16 by comparing the input signal to the output of the power amplifier, generates an error signal, which when added with the correct phase and amplitude to the signal as output by the power amplifier 22, can theoretically, cancel out the distortion introduced by the power amplifier.
  • the error signal is controlled in amplitude by the amplitude adjuster 32 and by the phase adjuster 34, amplified by the error amplifier
  • the feed forward compensation circuit 50 includes an input 52, an output 54, a nulling loop 56 and a compensation loop 58.
  • the nulling loop 56 is established by a first splitter 60 before a power amplifier 62 and a second splitter 64 after the power amplifier 62.
  • a first path from the first splitter 60 includes a first amplitude adjuster 66, a first phase adjuster 67 and a third splitter 70.
  • Detectors 76 and 74 are coupled to the differential inputs of an operational amplifier 78 whose output controls the first amplitude adjuster 66.
  • a ninety-degree combiner 80 has its outputs S2, S3 coupled to third and fourth detectors 82 and 84 whose outputs are coupled to a second operational amplifier 86 whose output controls the phase controller 68.
  • Input to the 90° combiner 80 is provided by fifth and sixth splitters 88 and 90 connected to splitters 70 and 72, respectively.
  • the other outputs of splitters 88 and 90 are connected to 3dB combiner
  • the compensation loop 58 includes the 3dB combiner 92, amplitude adjuster 94, phase adjuster 96 and an error amplifier 98, series connected.
  • the output of error amplifier 98 is added to the output of splitter 64 via a combiner 100.
  • the third and fourth detectors 82 and 84 are configured to maintain an equal level of signals R and D applied to comparison network made of the 3dB splitters 88, 90 and 92 and the 3dB 90° combiner 80. Operation of this combination can be further understood from Figure 3 which shows the change of amplitude of the signals at the connections when the phase between signals R and D is modified between 0° and 360°.
  • the signal at the output of 3dB combiner 92 is minimum when signals output from comparator 80 are equal.
  • the slope of the variation of the signals output from comparator 80 are opposite which make it possible to generate a differential DC signal which is 0 when the error signal is minimum.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

L'invention concerne un circuit de compensation aval pour un amplificateur de puissance radiofréquence, qui comprend une boucle d'annulation et une boucle de compensation. La boucle d'annulation comprend des composants actifs envoyant la réaction à des organes de réglage d'amplitude et de phase. Cette réaction compense la dérive de composants et assure un fonctionnement stable. Dans un mode de réalisation préféré, les composants actifs comprennent des amplificateurs opérationnels qui comparent les signaux d'entrée et de sortie pour déterminer quand des réglages sont nécessaires.
EP02754031A 2001-08-14 2002-08-13 Circuit de compensation aval Withdrawn EP1425848A2 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US31202601P 2001-08-14 2001-08-14
US312026P 2001-08-14
PCT/CA2002/001254 WO2003017478A2 (fr) 2001-08-14 2002-08-13 Circuit de compensation aval

Publications (1)

Publication Number Publication Date
EP1425848A2 true EP1425848A2 (fr) 2004-06-09

Family

ID=23209543

Family Applications (1)

Application Number Title Priority Date Filing Date
EP02754031A Withdrawn EP1425848A2 (fr) 2001-08-14 2002-08-13 Circuit de compensation aval

Country Status (3)

Country Link
EP (1) EP1425848A2 (fr)
AU (1) AU2002322892A1 (fr)
WO (1) WO2003017478A2 (fr)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5148117A (en) * 1991-11-25 1992-09-15 American Nucleonics Corporation Adaptive feed-forward method and apparatus for amplifier noise reduction
US5528196A (en) * 1995-01-06 1996-06-18 Spectrian, Inc. Linear RF amplifier having reduced intermodulation distortion

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO03017478A3 *

Also Published As

Publication number Publication date
WO2003017478A3 (fr) 2004-02-19
WO2003017478A2 (fr) 2003-02-27
AU2002322892A1 (en) 2003-03-03

Similar Documents

Publication Publication Date Title
KR100273481B1 (ko) 무선 주파수 시스템에서 에러 보정 증폭을 수행하기 위한 장치 및 방법
EP0541789B1 (fr) Reseau amplificateur a anticipation avec onde pilote a balayage de frequence
CA2072251C (fr) Circuit pour minimiser la distorsion de correction aval
JP4387936B2 (ja) 高周波用のドハティ型の高効率増幅器、およびその信号処理方法
CN107689779B (zh) 功率放大器控制系统
KR100304783B1 (ko) 피드포워드증폭기
KR20000052514A (ko) 파일럿신호의 감소방법 및 왜곡 감소시스템
EP0526241B1 (fr) Circuit de compensation linéaire
US5874856A (en) Feed forward amplifier
KR100371083B1 (ko) 전력 증폭기의 적응 바이어싱
US6127889A (en) Nested feed forward distortion reduction system
US6194964B1 (en) Predistorter having an automatic gain control circuit and method therefor
US5994957A (en) Feed forward amplifier improvement
US6052023A (en) Calibration system for feed forward distortion reduction system
US6166600A (en) Automatic gain and phase controlled feedforward amplifier without pilot signal
US6531918B1 (en) Low cost, pilotless, feed forward compensation for a power amplifier
WO2003017478A2 (fr) Circuit de compensation aval
GB2406233A (en) Frequency-selective phase/delay control for an amplifier
EP1234376B1 (fr) Stabilisation d'amplificateur
CA2203551C (fr) Appareil et procede pour effectuer une amplification avec correction d'erreur dans un systeme haute frequence
KR100311518B1 (ko) 입력 신호의 위상 제어를 이용한 왜곡된 신호의 보상 방법 및장치.
KR20010010892A (ko) 통신시스템에서의 개선된 왜곡 신호 보상 장치
KR20010008703A (ko) 통신 시스템에서의 왜곡된 신호 보상 장치
KR20010084642A (ko) 자동 이득 조절기를 가지는 피드포워드 선형화기

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20040315

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20060301