EP1453093A4 - Halbleiterbauelement mit einem niederdielektrischen materialfilm und verfahren zu seiner herstellung - Google Patents

Halbleiterbauelement mit einem niederdielektrischen materialfilm und verfahren zu seiner herstellung

Info

Publication number
EP1453093A4
EP1453093A4 EP02778050A EP02778050A EP1453093A4 EP 1453093 A4 EP1453093 A4 EP 1453093A4 EP 02778050 A EP02778050 A EP 02778050A EP 02778050 A EP02778050 A EP 02778050A EP 1453093 A4 EP1453093 A4 EP 1453093A4
Authority
EP
European Patent Office
Prior art keywords
base
semiconductor device
dielectric constant
low dielectric
mos transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP02778050A
Other languages
English (en)
French (fr)
Other versions
EP1453093A1 (de
Inventor
Mitsumasa Koyanagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ZyCube Co Ltd
Original Assignee
ZyCube Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ZyCube Co Ltd filed Critical ZyCube Co Ltd
Publication of EP1453093A1 publication Critical patent/EP1453093A1/de
Publication of EP1453093A4 publication Critical patent/EP1453093A4/de
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H10D30/0323Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6729Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6729Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6733Multi-gate TFTs
    • H10D30/6734Multi-gate TFTs having gate electrodes arranged on both top and bottom sides of the channel, e.g. dual-gate TFTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6758Thin-film transistors [TFT] characterised by the insulating substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D88/00Three-dimensional [3D] integrated devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D88/00Three-dimensional [3D] integrated devices
    • H10D88/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/01Manufacture or treatment
    • H10W20/021Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/40Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/40Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/481Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes on the rear surfaces of the wafers or substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/30Die-attach connectors
    • H10W72/351Materials of die-attach connectors
    • H10W72/353Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics
    • H10W72/354Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics comprising polymers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/732Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between stacked chips

Landscapes

  • Thin Film Transistor (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)
EP02778050A 2001-11-05 2002-11-05 Halbleiterbauelement mit einem niederdielektrischen materialfilm und verfahren zu seiner herstellung Withdrawn EP1453093A4 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2001340076 2001-11-05
JP2001340076 2001-11-05
PCT/JP2002/011494 WO2003041167A1 (en) 2001-11-05 2002-11-05 Semiconductor device comprising low dielectric material film and its production method

Publications (2)

Publication Number Publication Date
EP1453093A1 EP1453093A1 (de) 2004-09-01
EP1453093A4 true EP1453093A4 (de) 2007-10-10

Family

ID=19154331

Family Applications (1)

Application Number Title Priority Date Filing Date
EP02778050A Withdrawn EP1453093A4 (de) 2001-11-05 2002-11-05 Halbleiterbauelement mit einem niederdielektrischen materialfilm und verfahren zu seiner herstellung

Country Status (7)

Country Link
US (2) US7091534B2 (de)
EP (1) EP1453093A4 (de)
JP (1) JP4472340B2 (de)
KR (1) KR20050043730A (de)
CN (1) CN1309077C (de)
TW (1) TWI261892B (de)
WO (1) WO2003041167A1 (de)

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4651924B2 (ja) * 2003-09-18 2011-03-16 シャープ株式会社 薄膜半導体装置および薄膜半導体装置の製造方法
US6821826B1 (en) * 2003-09-30 2004-11-23 International Business Machines Corporation Three dimensional CMOS integrated circuits having device layers built on different crystal oriented wafers
KR100673616B1 (ko) * 2005-12-05 2007-01-24 경상대학교산학협력단 웨이퍼 뒷면에 전원공급장치가 내장된 반도체용 실리콘웨이퍼
US20070194450A1 (en) 2006-02-21 2007-08-23 Tyberg Christy S BEOL compatible FET structure
US7777268B2 (en) * 2006-10-10 2010-08-17 Schiltron Corp. Dual-gate device
US7666723B2 (en) * 2007-02-22 2010-02-23 International Business Machines Corporation Methods of forming wiring to transistor and related transistor
CN101556966B (zh) * 2008-04-10 2010-12-15 中芯国际集成电路制造(上海)有限公司 一种可减小等离子体损伤效应的mos管
JP5487625B2 (ja) * 2009-01-22 2014-05-07 ソニー株式会社 半導体装置
US8507359B2 (en) 2009-12-02 2013-08-13 Sharp Kabushiki Kaisha Semiconductor device, process for producing same, and display device
JP2010118675A (ja) * 2010-01-12 2010-05-27 Sony Corp 固体撮像素子及びその製造方法
US20180350686A1 (en) * 2011-06-28 2018-12-06 Monolithic 3D Inc. 3d semiconductor device and system
US8901613B2 (en) * 2011-03-06 2014-12-02 Monolithic 3D Inc. Semiconductor device and structure for heat removal
FR2980040B1 (fr) * 2011-09-14 2016-02-05 Commissariat Energie Atomique Transistor organique a effet de champ
US9117786B2 (en) * 2012-12-04 2015-08-25 Infineon Technologies Ag Chip module, an insulation material and a method for fabricating a chip module
EP2884542A3 (de) * 2013-12-10 2015-09-02 IMEC vzw Integrierte Schaltungsvorrichtung mit Stromtakt-Netzschalter im Back-End einer Leitung
CN104752421B (zh) * 2013-12-27 2018-03-20 中芯国际集成电路制造(上海)有限公司 一种集成电路及其制造方法
JP5856227B2 (ja) * 2014-05-26 2016-02-09 ルネサスエレクトロニクス株式会社 半導体装置
EP3155666B1 (de) * 2014-06-16 2021-05-12 Intel IP Corporation Metall auf beiden seiten mit taktgesteuerter energie und signalweglenkung darunter
US10367070B2 (en) 2015-09-24 2019-07-30 Intel Corporation Methods of forming backside self-aligned vias and structures formed thereby
DE112015006973T5 (de) 2015-09-25 2018-07-12 Intel Corporation Rückseiten-kontaktstrukturen und herstellung für metall auf beiden seiten von vorrichtungen
WO2017171842A1 (en) 2016-04-01 2017-10-05 Intel Corporation Transistor cells including a deep via lined with a dielectric material
US10872820B2 (en) 2016-08-26 2020-12-22 Intel Corporation Integrated circuit structures
US9837302B1 (en) * 2016-08-26 2017-12-05 Qualcomm Incorporated Methods of forming a device having semiconductor devices on two sides of a buried dielectric layer
DE112016007504T5 (de) 2016-12-07 2019-09-26 Intel Corporation Integriertes Schaltungs-Bauelement mit zinnenartigem Metall-Leiterbahn-Layout
US10559594B2 (en) * 2017-04-11 2020-02-11 Ahmad Tarakji Approach to the manufacturing of monolithic 3-dimensional high-rise integrated-circuits with vertically-stacked double-sided fully-depleted silicon-on-insulator transistors
DE112017008080B4 (de) 2017-12-26 2025-12-31 Intel Corporation Gestapelte Transistoren mit zuletzt ausgebildetem Kontakt
KR102601827B1 (ko) * 2017-12-29 2023-11-14 엘지디스플레이 주식회사 유기발광표시 장치
US11430814B2 (en) 2018-03-05 2022-08-30 Intel Corporation Metallization structures for stacked device connectivity and their methods of fabrication
US10580903B2 (en) 2018-03-13 2020-03-03 Psemi Corporation Semiconductor-on-insulator transistor with improved breakdown characteristics
US20190288006A1 (en) * 2018-03-13 2019-09-19 Psemi Corporation Backside Charge Control for FET Integrated Circuits
US10672806B2 (en) 2018-07-19 2020-06-02 Psemi Corporation High-Q integrated circuit inductor structure and methods
US10573674B2 (en) 2018-07-19 2020-02-25 Psemi Corporation SLT integrated circuit capacitor structure and methods
US10658386B2 (en) 2018-07-19 2020-05-19 Psemi Corporation Thermal extraction of single layer transfer integrated circuits
US20200043946A1 (en) 2018-07-31 2020-02-06 Psemi Corporation Low Parasitic Capacitance RF Transistors
US11688780B2 (en) 2019-03-22 2023-06-27 Intel Corporation Deep source and drain for transistor structures with back-side contact metallization
US10777636B1 (en) 2019-06-12 2020-09-15 Psemi Corporation High density IC capacitor structure
US11239325B2 (en) * 2020-04-28 2022-02-01 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device having backside via and method of fabricating thereof
US12219778B2 (en) 2020-06-29 2025-02-04 Taiwan Semiconductor Manufacturing Company Limited Multi-gate selector switches for memory cells and methods of forming the same
US11411100B2 (en) * 2020-09-29 2022-08-09 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming backside power rails
US12604481B2 (en) 2021-12-21 2026-04-14 Intel Corporation IC's with multple levels of embedded memory
CN115995471A (zh) * 2023-02-27 2023-04-21 云谷(固安)科技有限公司 显示面板及显示装置
US20250185292A1 (en) * 2023-12-04 2025-06-05 International Business Machines Corporation Extra gate device integration with semiconductor device

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2191633A (en) * 1986-06-11 1987-12-16 Raytheon Co Radiation hardened semiconductor devices
US5202752A (en) * 1990-05-16 1993-04-13 Nec Corporation Monolithic integrated circuit device
US5705424A (en) * 1992-09-11 1998-01-06 Kopin Corporation Process of fabricating active matrix pixel electrodes
US5869867A (en) * 1996-03-19 1999-02-09 Nec Corporation FET semiconductor integrated circuit device having a planar element structure
EP1017100A1 (de) * 1998-03-02 2000-07-05 Seiko Epson Corporation Dreidimensionales bauelement
JP2000252470A (ja) * 1999-02-25 2000-09-14 Sony Corp 半導体装置およびその製造方法
US6166411A (en) * 1999-10-25 2000-12-26 Advanced Micro Devices, Inc. Heat removal from SOI devices by using metal substrates
US6207530B1 (en) * 1998-06-19 2001-03-27 International Business Machines Corporation Dual gate FET and process
EP1122794A2 (de) * 2000-02-01 2001-08-08 Semiconductor Energy Laboratory Co., Ltd. Halbleitervorrichtung und Herstellungsverfahren

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5347154A (en) 1990-11-15 1994-09-13 Seiko Instruments Inc. Light valve device using semiconductive composite substrate
JP2821830B2 (ja) * 1992-05-14 1998-11-05 セイコーインスツルメンツ株式会社 半導体薄膜素子その応用装置および半導体薄膜素子の製造方法
DE4433833A1 (de) * 1994-09-22 1996-03-28 Fraunhofer Ges Forschung Verfahren zur Herstellung einer dreidimensionalen integrierten Schaltung unter Erreichung hoher Systemausbeuten
JP3281209B2 (ja) * 1995-01-30 2002-05-13 株式会社東芝 半導体装置の製造方法
JP4538107B2 (ja) * 1998-03-02 2010-09-08 エヌエックスピー ビー ヴィ 半導体素子及び金属化層を有する絶縁層が接着剤により取付られているガラス支持体を有する半導体装置
JP3395747B2 (ja) * 2000-01-11 2003-04-14 日本電気株式会社 半導体集積回路の製造方法
US6285064B1 (en) 2000-03-28 2001-09-04 Omnivision Technologies, Inc. Chip scale packaging technique for optical image sensing integrated circuits
US6724066B2 (en) * 2001-04-30 2004-04-20 Texas Instruments Incorporated High breakdown voltage transistor and method
US6734477B2 (en) * 2001-08-08 2004-05-11 Agilent Technologies, Inc. Fabricating an embedded ferroelectric memory cell
JP4652634B2 (ja) 2001-08-31 2011-03-16 キヤノン株式会社 撮像装置

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2191633A (en) * 1986-06-11 1987-12-16 Raytheon Co Radiation hardened semiconductor devices
US5202752A (en) * 1990-05-16 1993-04-13 Nec Corporation Monolithic integrated circuit device
US5705424A (en) * 1992-09-11 1998-01-06 Kopin Corporation Process of fabricating active matrix pixel electrodes
US5869867A (en) * 1996-03-19 1999-02-09 Nec Corporation FET semiconductor integrated circuit device having a planar element structure
EP1017100A1 (de) * 1998-03-02 2000-07-05 Seiko Epson Corporation Dreidimensionales bauelement
US6207530B1 (en) * 1998-06-19 2001-03-27 International Business Machines Corporation Dual gate FET and process
JP2000252470A (ja) * 1999-02-25 2000-09-14 Sony Corp 半導体装置およびその製造方法
US6342717B1 (en) * 1999-02-25 2002-01-29 Sony Corporation Semiconductor device and method for producing same
US6166411A (en) * 1999-10-25 2000-12-26 Advanced Micro Devices, Inc. Heat removal from SOI devices by using metal substrates
EP1122794A2 (de) * 2000-02-01 2001-08-08 Semiconductor Energy Laboratory Co., Ltd. Halbleitervorrichtung und Herstellungsverfahren

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
HORIE H ET AL: "ADVANCED SOI DEVICES USING CMP AND WAFER BONDING", EXTENDED ABSTRACTS OF THE INTERNATIONAL CONFERENCE ON SOLID STATE DEVICES AND MATERIALS, JAPAN SOCIETY OF APPLIED PHYSICS. TOKYO, JA, vol. CONF. 1996, 1996, pages 473 - 475, XP000694072 *
See also references of WO03041167A1 *

Also Published As

Publication number Publication date
US20040266168A1 (en) 2004-12-30
WO2003041167A1 (en) 2003-05-15
HK1074531A1 (en) 2005-11-11
US7326642B2 (en) 2008-02-05
JP4472340B2 (ja) 2010-06-02
CN1625808A (zh) 2005-06-08
US7091534B2 (en) 2006-08-15
TW200300279A (en) 2003-05-16
EP1453093A1 (de) 2004-09-01
JPWO2003041167A1 (ja) 2005-03-03
US20060115943A1 (en) 2006-06-01
KR20050043730A (ko) 2005-05-11
TWI261892B (en) 2006-09-11
CN1309077C (zh) 2007-04-04

Similar Documents

Publication Publication Date Title
WO2003041167A1 (en) Semiconductor device comprising low dielectric material film and its production method
EP1049144A4 (de) Dünner halbleiterfilm, herstellungsmethode, apparat und anordnung
EP1324383A3 (de) Halbleitervorrichtung und Verfahren zu dessen Herstellung
EP1022786A3 (de) Halbleitervorrichtung und deren Herstellungsverfahren
WO2005045902A3 (en) Semiconductor device and manufacturing method thereof
EP0996154A4 (de) Halbleiterbauelement und dessen herstellungsverfahren, bauelementsubstrat, und elektronisches bauelement
EP1619725A3 (de) Dünnschicht-Halbleiterbauelement und diesbezügliches Herstellungsverfahren, elektro-optische Vorrichtung und elektronisches Gerät
EP1447851A4 (de) Halbleiterspeichereinrichtung, verfahren zu ihrer herstellung und zu ihrem betrieb und tragbare elektronische vorrichtung
MY115056A (en) Semiconductor integrated circuit device for connecting semiconductor region and electrical wiring metal via titanium silicide layer and method of fabrication thereof
JPS5593252A (en) Substrate potential generating apparatus
EP1391923A4 (de) Halbleiterbauelement und verfahren zu seiner herstellung, leiterplatte und elektronische vorrichtung
KR980003732A (ko) 액정표시소자의 제조방법
EP0969500A3 (de) Siliziumeinkristall-integrierte Schaltkreise auf polykristallinem Silizium
ATE362657T1 (de) Von hinten beleuchtete bildaufnahmevorrichtung mit erhöhter empfindlichkeit vom uv bis nah-ir- bereich
EP1138088A4 (de) Verfahren zur bildung eines durchschmelzkontakts
EP1193755A4 (de) Beschichtetes blech für die herstellung eines zwischenstücks für eine halbleiteranordnung, zwischenstück für eien halbleiteranordnung, und deren herstellungsmethoden
TW200511168A (en) Electro-optical device, method for manufacturing the same, and electronic equipment
EP1968112A3 (de) Integrierte Halbleiterschaltung
EP1610393A4 (de) Halbleiterbauelement und verfahren zu seiner herstellung
EP1091618A3 (de) Halbleitergerät
EP0334659A3 (de) Leitfähigkeitsmoduliertes Feldeffekttransistor-Bauelement
JPS54154966A (en) Semiconductor electron device
KR860009483A (ko) 반도체장치 및 그 제조 방법
JPS57210657A (en) Array substrate for display device
JPS5792861A (en) Semiconductor memory device

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20040505

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: ZYCUBE CO., LTD.

RIN1 Information on inventor provided before grant (corrected)

Inventor name: KOYANAGI, MITSUMASA

A4 Supplementary search report drawn up and despatched

Effective date: 20070907

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20071206