EP1593007A2 - Procede pour determiner la sequence de traitement de blocs fonctionnels d'un systeme d'automatisation et systeme d'automatisation - Google Patents

Procede pour determiner la sequence de traitement de blocs fonctionnels d'un systeme d'automatisation et systeme d'automatisation

Info

Publication number
EP1593007A2
EP1593007A2 EP03750617A EP03750617A EP1593007A2 EP 1593007 A2 EP1593007 A2 EP 1593007A2 EP 03750617 A EP03750617 A EP 03750617A EP 03750617 A EP03750617 A EP 03750617A EP 1593007 A2 EP1593007 A2 EP 1593007A2
Authority
EP
European Patent Office
Prior art keywords
function
block
technological
blocks
inputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP03750617A
Other languages
German (de)
English (en)
Inventor
Dieter Kleyer
Wolfgang Ott
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Siemens Corp
Original Assignee
Siemens AG
Siemens Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG, Siemens Corp filed Critical Siemens AG
Priority to EP03750617A priority Critical patent/EP1593007A2/fr
Publication of EP1593007A2 publication Critical patent/EP1593007A2/fr
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Program-control systems
    • G05B19/02—Program-control systems electric
    • G05B19/04—Program control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/042—Program control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
    • G05B19/0426—Programming the control sequence
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/20—Pc systems
    • G05B2219/23—Pc programming
    • G05B2219/23008—Computer aided software engineering, program generation, case tools, CASE
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/20—Pc systems
    • G05B2219/23—Pc programming
    • G05B2219/23231—Mark objects, execute sequence according to mark
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/20—Pc systems
    • G05B2219/23—Pc programming
    • G05B2219/23258—GUI graphical user interface, icon, function bloc editor, labview
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/20—Pc systems
    • G05B2219/25—Pc structure of the system
    • G05B2219/25067—Graphic configuration control system
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
    • Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]

Definitions

  • the invention relates to a method for determining the processing sequence of function blocks, in particular when planning / programming automation systems using graphic tools. It also relates to an automation system for performing the method.
  • Programs are usually organized in automation systems with the help of so-called organization, program and function blocks.
  • the user usually does this manually, for example by specifying appropriate block parameters.
  • Automatic presettings for these block parameters which may be automatically generated by the automation system and derived from the chronological processing of the block symbols or from other specified start values. These are usually overwritten by the user, since the resulting processing sequence is generally not suitable for correctly realizing the technological function of a block network when the program is run.
  • the invention is therefore based on the object of specifying an improved method and an automation system for determining the processing sequence of function blocks, the method being used in particular with computer support in order to ensure a constant quality of the networks generated in this way.
  • the object is achieved according to the invention by a method and an automation system with the features of the independent patent claims 1 and 3.
  • the so-called EVA method (“input processing output”) forms the basis of the method according to the invention.
  • the network signals are processed here basically in the order of input, processing and output.
  • the function plans are analyzed with regard to the functions they represent.
  • those program modules are first called up which process input functions, such as measured value acquisitions.
  • those program modules are processed that implement processing functions, for example regulation and control functions, and finally those program modules that have output functionality are called.
  • the processing order of function blocks is determined within a technological function, so it is a matter of determining a function-local processing order.
  • the network type on which the technological function is based must also be considered.
  • the storage location of intermediate results can also play a role, for example whether these intermediate results are written to a register or a global data block.
  • Open sequential networks These are networks with the structure according to FIG. 1.
  • the method according to the invention can be applied directly to such networks.
  • - Interconnection of open sequential networks to form an overall network of dependent sub-networks Such networks have, for example, the structure according to FIG. 2.
  • the entire network can be divided into sub-networks. Some of these subnetworks can be processed independently of one another with regard to the determination of their processing order, whereas a part of the networks may be dependent on the processing results of other subnetworks.
  • the processing order of the independent subnetworks to one another is then arbitrary, whereas processing by a dependent subnetwork can only be started when the upstream subnetworks have made their intermediate results available.
  • each of these feedbacks can be treated according to the preferred embodiment according to claim 2.
  • a distinction can also be made between binary subnetworks and block networks.
  • FIG. 1 shows an open sequential network for performing the method according to the invention
  • FIG. 2 shows a complex network consisting of a number of sub-networks for performing the method according to the invention
  • FIG 3 shows a network with a feedback loop for performing the method according to the invention according to a preferred embodiment.
  • 1 shows a technological function 1, represented by a graphical function diagram 3, comprising a number of function blocks 5, 5a, 5b.
  • These function blocks 5, 5a, 5b each have block inputs 11 and block outputs 13.
  • the function modules 5, 5a, 5b are either supplied with input signals 7 as technological signals from outside the technological function 1 or one or more output signals 9 from another function module 5, 5a, 5b.
  • one or more output signals 9 are generated by the function blocks 5, 5a, 5b, which either form one or more output signals 9 of the technological function 1 or are further processed as one or more input signals 7 of at least one other function block 5, 5a, 5b.
  • the sequential signal processing takes place in the signal flow direction 15.
  • a first function module 5a is determined from the number of function modules 5, 5a, 5b, all of whose module outputs 13 are either unconnected or form exclusively one or more output signals 9 of the technological function 1.
  • a second function module 5b is sought, contrary to the signal flow direction 15, the module inputs 11 of which are either not connected or receive one or more input signals 7 solely from the technological function 1.
  • the processing sequence of the function blocks 5, 5a, 5b is thus determined in a simple manner and on the basis of clear rules.
  • FIG. 2 shows a technological function 1, this technological function 1 being formed by three sub-networks 20a, 20b, 20c, which are interconnected.
  • Each of these sub-networks 20a, 20b, 20c comprises a number of function blocks 5, which are interconnected, for example, as shown in FIG.
  • the subnetworks 20a, 20b, 20c are each open sequential networks according to FIG. 1.
  • the signal processing within the subnetworks 20a, 20b, 20c takes place in the signal flow direction 15.
  • the networks 20a and 20b are independent of one another, so that their respective internal processing sequence is independent of the processing sequence of the respective other subnetwork and can be determined according to the method according to the invention.
  • the signal processing by the subnetwork 20c depends on the subnetworks 20a and 20b having determined intermediate results which are further processed by the subnetwork 20c. Therefore, the internal processing order of the subnetwork 20c cannot be independent of the processing of the subnetworks 20a and 20b; Only when the intermediate results determined by these subnetworks are available can processing be started by the subnetwork 20c. This secondary condition must be taken into account for a network type according to FIG. 2. You separate mentally the subnetwork 20c from the subnetworks 20a and 20b at the separation point 22, three subnetworks are obtained, each of which has the structure according to FIG.
  • the internal processing sequence for each of these sub-networks can then be determined according to the method according to the invention, as shown in connection with FIG. 1.
  • FIG. 3 shows a technological function 1, which has a number of function modules 5, 5a, 5b, which are interconnected, a feedback loop 30 being present from the output signal of one of the function modules to one of the preceding function modules. Apart from a feedback signal 32 of the feedback loop 30, by means of which an output signal of the penultimate function block is fed back to a signal input of the first function block, the signal processing takes place in the signal flow direction 15.
  • Such a closed network comprising at least one feedback loop 30 can be treated by means of a preferred embodiment of the method according to the invention, as set out in claim 2.
  • the function module is determined as the second function module 5b, which receives the feedback signal 32 of the feedback loop 30 via at least one of its module inputs.
  • the second function module 5b can be a function module which does not accept any input signals 7 from outside the technological function 1. If, for example, the feedback loop 30 in FIG. 3 were not fed back to the function block shown first, but to the subsequent function block, the latter function block would relate to the second function block 5b according to the invention and the determination of the processing sequence according to the invention initially refer to all the function blocks shown in FIG. 3, with the exception of the function block shown as the first.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Programmable Controllers (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Stored Programmes (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)

Abstract

La présente invention concerne un procédé et un système d'automatisation pour déterminer la séquence de traitement de blocs fonctionnels d'une fonction technologique (1). Ce procédé consiste à déterminer un premier bloc fonctionnel (5a) dont les sorties sont respectivement déconnectées ou représentent exclusivement un ou plusieurs signaux de sortie (9) de la fonction technologique (1). A partir de ce premier bloc fonctionnel (5) et à l'opposé de la direction de circulation des signaux (15), on recherche un second bloc fonctionnel (5b) dont les entrées (11) sont respectivement déconnectées ou reçoivent un ou plusieurs signaux d'entrée (7) uniquement de la fonction technique (1). Ensuite, à partir de ce second bloc fonctionnel (5), avec ce second bloc (5b) et chaque bloc fonctionnel (5a) suivant dans la direction de circulation des signaux jusqu'au premier bloc fonctionnel (5a), lui-même compris, on caractérise toutes les entrées de bloc (11) qui sont respectivement déconnectées, reçoivent un signal d'entrée (7) uniquement de la fonction technologique (1) ou sont reliées à au moins une sortie de bloc (13) d'un autre bloc fonctionnel (5) dont l'ensemble des entrées a déjà été caractérisé. Le bloc fonctionnel (5) est marqué dès que toutes ses entrées (11) sont caractérisées. On obtient finalement la séquence de traitement des blocs fonctionnels (5, 5a, 5b) correspondant à la séquence de marquage des blocs fonctionnels.
EP03750617A 2003-02-14 2003-09-24 Procede pour determiner la sequence de traitement de blocs fonctionnels d'un systeme d'automatisation et systeme d'automatisation Ceased EP1593007A2 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP03750617A EP1593007A2 (fr) 2003-02-14 2003-09-24 Procede pour determiner la sequence de traitement de blocs fonctionnels d'un systeme d'automatisation et systeme d'automatisation

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
EP03003382 2003-02-14
EP03003382 2003-02-14
PCT/EP2003/010636 WO2004072744A2 (fr) 2003-02-14 2003-09-24 Procede pour determiner la sequence de traitement de blocs fonctionnels d'un systeme d'automatisation et systeme d'automatisation
EP03750617A EP1593007A2 (fr) 2003-02-14 2003-09-24 Procede pour determiner la sequence de traitement de blocs fonctionnels d'un systeme d'automatisation et systeme d'automatisation

Publications (1)

Publication Number Publication Date
EP1593007A2 true EP1593007A2 (fr) 2005-11-09

Family

ID=32864933

Family Applications (1)

Application Number Title Priority Date Filing Date
EP03750617A Ceased EP1593007A2 (fr) 2003-02-14 2003-09-24 Procede pour determiner la sequence de traitement de blocs fonctionnels d'un systeme d'automatisation et systeme d'automatisation

Country Status (8)

Country Link
US (1) US7587710B2 (fr)
EP (1) EP1593007A2 (fr)
JP (1) JP2006514364A (fr)
CN (1) CN100456181C (fr)
MX (1) MXPA05008628A (fr)
RU (1) RU2383916C2 (fr)
WO (1) WO2004072744A2 (fr)
ZA (1) ZA200506289B (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4348546B2 (ja) 2005-01-20 2009-10-21 ソニー株式会社 信号処理装置、信号処理プログラムおよび記録媒体
US8635597B2 (en) 2005-07-01 2014-01-21 Siemens Aktiengesellschaft Method for determining the processing order of modules in a function plan and electronic data processing system for carrying out the method
DE502008001589D1 (de) * 2007-02-14 2010-12-02 Siemens Ag Verfahren zum austausch von strukturkomponenten für ein automatisierungssystem
US10198696B2 (en) * 2014-02-04 2019-02-05 GM Global Technology Operations LLC Apparatus and methods for converting user input accurately to a particular system function
JP7227002B2 (ja) 2015-10-09 2023-02-21 フィッシャー－ローズマウント システムズ，インコーポレイテッド プロセス制御システムの安全イベントの視覚化を経時的に提供するためのシステム及び方法
US12164275B2 (en) 2015-10-09 2024-12-10 Fisher-Rosemount Systems, Inc. System and method for providing a visualization of safety events of a process control system over time
EP3299914A1 (fr) * 2016-09-26 2018-03-28 Siemens Aktiengesellschaft Procédé de génération d'un organigramme de contrôle

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SU983712A1 (ru) * 1979-12-21 1982-12-23 Предприятие П/Я Г-4677 Устройство дл контрол хода программ
US5349518A (en) 1989-06-30 1994-09-20 Icom, Inc. Method and apparatus for symbolic ladder logic programming with automatic attachment of addresses
US5377315A (en) 1992-10-06 1994-12-27 Leggett; Andrew G. Regeneration of process control flow diagrams for programmable logic controllers
WO1997003389A1 (fr) * 1995-07-11 1997-01-30 Elin Energieanwendung Gmbh Procede pour l'etablissement d'un schema logique specifique d'un utilisateur pour automates programmables (sps)
US6233703B1 (en) 1997-12-31 2001-05-15 Triconex Corporation Automatic generation of evaluation order for a function block diagram and detection of any associated errors
US6618745B2 (en) * 1999-09-10 2003-09-09 Fisher Rosemount Systems, Inc. Linking device in a process control system that allows the formation of a control loop having function blocks in a controller and in field devices
DE19949884A1 (de) * 1999-10-15 2001-06-07 Siemens Ag Verfahren zum Erstellen von Leittechnik
GB0004194D0 (en) * 2000-02-22 2000-04-12 Nat Power Plc System and method for monitoring a control process in a process plant

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2004072744A2 *

Also Published As

Publication number Publication date
CN100456181C (zh) 2009-01-28
US20060248408A1 (en) 2006-11-02
CN1742242A (zh) 2006-03-01
JP2006514364A (ja) 2006-04-27
AU2003270256A1 (en) 2004-09-06
WO2004072744A3 (fr) 2004-12-29
ZA200506289B (en) 2008-01-30
US7587710B2 (en) 2009-09-08
RU2005128564A (ru) 2006-01-27
WO2004072744A2 (fr) 2004-08-26
MXPA05008628A (es) 2005-11-04
RU2383916C2 (ru) 2010-03-10

Similar Documents

Publication Publication Date Title
DE10048360B4 (de) Integrierte, fortschrittliche Steuerblöcke in Prozeßsteuersystemen
DE10244131B4 (de) Verfahren zur Unterstützung einer Identifizierung einer defekten Funktionseinheit in einer technischen Anlage
EP3523703B1 (fr) Procédé de mise à jour logicielle sur les passerelles dans les cloud, programme informatique avec mise en oeuvre du procédé et unité de traitement pour réaliser le procédé
DE3786381T2 (de) Prüfverfahren und -gerät für ein verteiltes Verarbeitungssystem.
EP1933214A2 (fr) Génération et adaptation automatisée d'un modèle de machine ou d'installation
WO2020120054A1 (fr) Établissement d'une chaîne de blocs comportant un nombre adaptable de blocs de transaction et plusieurs blocs intermédiaires
DE102016006202A1 (de) Numerische Steuervorrichtung zum Verwalten von Bearbeitungsdaten und Bearbeitungsergebnissen
DE4104568A1 (de) Verfahren und vorrichtung zur programmverarbeitung
EP1593007A2 (fr) Procede pour determiner la sequence de traitement de blocs fonctionnels d'un systeme d'automatisation et systeme d'automatisation
DE112018007472T5 (de) Datenverarbeitungsgerät, Datenverarbeitungsverfahren und Programm
EP3812949A1 (fr) Jumeaux numériques configurables
DE3200626C2 (de) Verfahren zur Überprüfung, ob ein außer dem Hauptspeicher vorgesehener weiterer Speicher in ein Mikrocomputersystem eingefügt ist
EP2283426B1 (fr) Procédé et dispositif permettant de corriger des informations transmises sous forme numérique
DE10296743B4 (de) Analogeinheit
DE102020119853B3 (de) Verfahren zum Steuern eines Automatisierungssystems mit Visualisierung von Programmobjekten eines Steuerprogramms des Automatisierungssystems und Automatisierungssystem
DE10325513B4 (de) Verfahren und Vorrichtung zum Erstellen eines Verhaltensaspekts einer Schaltung zur formalen Verifikation
DE102010015634A1 (de) Verfahren zur Konfiguration, der Erzeugung und Speicherung von Ausgabedaten, Computersystem, elektromechanisches Gerät, Betriebssystem und Datenträger
DE102008035654A1 (de) Verfahren zur Anpassung einer Steuerungslogik eines Systems
DE19850650C2 (de) Verfahren zum Übertragen von Daten
DE102007006184B3 (de) Verfahren zum rechnergestützten Betrieb eines technischen Netzwerks
WO2009103728A1 (fr) Procédé et dispositif de stockage de données d’information
EP3933529A1 (fr) Procédé et agencement pour une détection automatique de topologie d'un dispositif de régulation
DE102024001340A1 (de) Verfahren zum Auslegen eines Fertigungssystems zum Herstellen von Batteriemodulen und Steuerungseinheit
DE102021003842A1 (de) Verfahren zum Erstellen eines Konfigurationsdatensatzes für ein Kraftfahrzeug mittels einer elektronischen Recheneinrichtung, sowie elektronische Recheneinrichtung
WO2025168430A1 (fr) Procédé mis en œuvre par ordinateur pour fournir des artéfacts pour une simulation d'un dispositif réel

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20050805

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK

DAX Request for extension of the european patent (deleted)
17Q First examination report despatched

Effective date: 20060516

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 20091116