EP2997482A4 - Agent à modes multiples - Google Patents

Agent à modes multiples

Info

Publication number
EP2997482A4
EP2997482A4 EP13884773.6A EP13884773A EP2997482A4 EP 2997482 A4 EP2997482 A4 EP 2997482A4 EP 13884773 A EP13884773 A EP 13884773A EP 2997482 A4 EP2997482 A4 EP 2997482A4
Authority
EP
European Patent Office
Prior art keywords
mode agent
agent
mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP13884773.6A
Other languages
German (de)
English (en)
Other versions
EP2997482A1 (fr
Inventor
Gary Gostin
Martin Goldstein
Russ W Herrell
Craig Warner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hewlett Packard Enterprise Development LP
Original Assignee
Hewlett Packard Development Co LP
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Development Co LP filed Critical Hewlett Packard Development Co LP
Publication of EP2997482A1 publication Critical patent/EP2997482A1/fr
Publication of EP2997482A4 publication Critical patent/EP2997482A4/fr
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Multi Processors (AREA)
EP13884773.6A 2013-05-16 2013-05-16 Agent à modes multiples Ceased EP2997482A4 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2013/041374 WO2014185917A1 (fr) 2013-05-16 2013-05-16 Agent à modes multiples

Publications (2)

Publication Number Publication Date
EP2997482A1 EP2997482A1 (fr) 2016-03-23
EP2997482A4 true EP2997482A4 (fr) 2016-11-16

Family

ID=51898729

Family Applications (1)

Application Number Title Priority Date Filing Date
EP13884773.6A Ceased EP2997482A4 (fr) 2013-05-16 2013-05-16 Agent à modes multiples

Country Status (4)

Country Link
US (1) US9830283B2 (fr)
EP (1) EP2997482A4 (fr)
CN (1) CN105229621B (fr)
WO (1) WO2014185917A1 (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI588658B (zh) * 2015-10-20 2017-06-21 旺宏電子股份有限公司 I/o匯流排共用記憶體系統
CN108701117B (zh) * 2017-05-04 2022-03-29 华为技术有限公司 互连系统、互连控制方法和装置
CN107894809A (zh) * 2017-11-14 2018-04-10 郑州云海信息技术有限公司 一种mezz卡型四路架构互连方法及系统
US10761738B2 (en) * 2018-07-13 2020-09-01 Seagate Technology Llc Raid performance by offloading tasks to expanders
US12112113B2 (en) 2021-03-05 2024-10-08 Apple Inc. Complementary die-to-die interface
US11675722B2 (en) 2021-04-16 2023-06-13 Apple Inc. Multiple independent on-chip interconnect
US11934313B2 (en) 2021-08-23 2024-03-19 Apple Inc. Scalable system on a chip
US12463920B2 (en) 2022-01-24 2025-11-04 Apple Inc. Segment to segment network interface

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5647033A (en) * 1994-05-27 1997-07-08 Laughlin; Richard H. Apparatus for switching optical signals and method of operation
US20020126677A1 (en) * 2000-11-02 2002-09-12 Agere Systems Inc. Voice packet processor and method of operation thereof
US20030236919A1 (en) * 2000-03-03 2003-12-25 Johnson Scott C. Network connected computing system
US20110029734A1 (en) * 2009-07-29 2011-02-03 Solarflare Communications Inc Controller Integration
US20110280569A1 (en) * 2007-10-23 2011-11-17 Nathan Lorenzo Binkert Integrated Circuit With Optical Interconnect
WO2012037494A1 (fr) * 2010-09-16 2012-03-22 Calxeda, Inc. Architectures de système informatique optimisées en performance et en énergie et procédés permettant d'exploiter une interconnexion de réseau d'arborescence optimisée en énergie
WO2013048494A1 (fr) * 2011-09-30 2013-04-04 Intel Corporation Mécanisme destiné à faciliter la personnalisation d'agents d'interconnexion polyvalents sur des dispositifs informatiques
US20130103875A1 (en) * 2011-06-27 2013-04-25 Huawei Technologies Co., Ltd. Cpu interconnect device

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5367520A (en) * 1992-11-25 1994-11-22 Bell Communcations Research, Inc. Method and system for routing cells in an ATM switch
US6687247B1 (en) * 1999-10-27 2004-02-03 Cisco Technology, Inc. Architecture for high speed class of service enabled linecard
US8958697B2 (en) * 2003-06-10 2015-02-17 Alexander I. Soto System and method for optical layer management in optical modules and remote control of optical modules
EP1955175A1 (fr) * 2005-09-09 2008-08-13 Freescale Semiconductor, Inc. Interconnexion et procede de conception d'une interconnexion
US20070109015A1 (en) * 2005-11-15 2007-05-17 Alcatel Switched integrated circuit connection architectures and techniques
CN2852260Y (zh) 2005-12-01 2006-12-27 华为技术有限公司 一种服务器
US7850260B2 (en) 2007-06-22 2010-12-14 Oracle America, Inc. Injection/ejection mechanism
KR101464026B1 (ko) * 2008-05-08 2014-11-20 휴렛-팩커드 디벨롭먼트 컴퍼니, 엘.피. 광섬유, 광섬유 인터페이스 및 컴퓨터 시스템
US8429353B2 (en) 2008-05-20 2013-04-23 Oracle America, Inc. Distributed home-node hub
WO2010090838A2 (fr) 2009-01-20 2010-08-12 The Regents Of The University Of California Réduction de la complexité de câblage dans les réseaux à grande échelle
US8307116B2 (en) * 2009-06-19 2012-11-06 Board Of Regents Of The University Of Texas System Scalable bus-based on-chip interconnection networks
US8751714B2 (en) 2010-09-24 2014-06-10 Intel Corporation Implementing quickpath interconnect protocol over a PCIe interface
EP2645256B1 (fr) * 2012-03-30 2014-04-30 Alcatel Lucent Procédé et appareil pour déterminer la consommation d'énergie par port d'entrée/sortie d'un noeud de réseau de télécommunication
US20140281071A1 (en) * 2013-03-15 2014-09-18 Jianping Jane Xu Optical memory extension architecture

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5647033A (en) * 1994-05-27 1997-07-08 Laughlin; Richard H. Apparatus for switching optical signals and method of operation
US20030236919A1 (en) * 2000-03-03 2003-12-25 Johnson Scott C. Network connected computing system
US20020126677A1 (en) * 2000-11-02 2002-09-12 Agere Systems Inc. Voice packet processor and method of operation thereof
US20110280569A1 (en) * 2007-10-23 2011-11-17 Nathan Lorenzo Binkert Integrated Circuit With Optical Interconnect
US20110029734A1 (en) * 2009-07-29 2011-02-03 Solarflare Communications Inc Controller Integration
WO2012037494A1 (fr) * 2010-09-16 2012-03-22 Calxeda, Inc. Architectures de système informatique optimisées en performance et en énergie et procédés permettant d'exploiter une interconnexion de réseau d'arborescence optimisée en énergie
US20130103875A1 (en) * 2011-06-27 2013-04-25 Huawei Technologies Co., Ltd. Cpu interconnect device
WO2013048494A1 (fr) * 2011-09-30 2013-04-04 Intel Corporation Mécanisme destiné à faciliter la personnalisation d'agents d'interconnexion polyvalents sur des dispositifs informatiques

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
HAMMAMI O ET AL: "Migrating single FPGA chip multiprocessor with network on chip to 65nm and 45nm ASIC", MICROELECTRONICS (ICM), 2011 INTERNATIONAL CONFERENCE ON, IEEE, 19 December 2011 (2011-12-19), pages 1 - 6, XP032154770, ISBN: 978-1-4577-2207-3, DOI: 10.1109/ICM.2011.6177399 *
MARK ANDERS ET AL: "A 2.9Tb/s 8W 64-core circuit-switched network-on-chip in 45nm CMOS", 2013 PROCEEDINGS OF THE ESSCIRC (ESSCIRC), 2 September 2008 (2008-09-02), pages 182 - 185, XP055305382, ISSN: 1930-8833, ISBN: 978-1-4799-0643-7, DOI: 10.1109/ESSCIRC.2008.4681822 *
See also references of WO2014185917A1 *

Also Published As

Publication number Publication date
US9830283B2 (en) 2017-11-28
CN105229621B (zh) 2018-08-28
EP2997482A1 (fr) 2016-03-23
US20160077985A1 (en) 2016-03-17
CN105229621A (zh) 2016-01-06
WO2014185917A1 (fr) 2014-11-20

Similar Documents

Publication Publication Date Title
GB201311001D0 (en) Lucabella
GB2511079B (en) Transceiver
GB201405503D0 (en) Novel Use
EP2997482A4 (fr) Agent à modes multiples
AU353644S (en) Stamphousing
AU4899P (en) Herbie53 Iresine herbstii
AU4977P (en) Harrosy Gaura lindheimeri
AU353865S (en) Organiser
PL2886252T3 (pl) Klucz wielotrybowy
GB201321223D0 (en) Novel use
GB201321218D0 (en) Novel use
GB201319828D0 (en) Novel use
GB201319824D0 (en) Novel use
GB201318415D0 (en) Novel use
GB201318414D0 (en) Novel use
AU353328S (en) Kettlebell
AU353331S (en) Kettlebell
AU353325S (en) Kettlebell
AU353329S (en) Kettlebell
GB201314905D0 (en) Kikka digga
GB201313642D0 (en) Applipack
GB201313639D0 (en) Multikeeper safety-vest
GB201313100D0 (en) Freezesafe
GB201312928D0 (en) Lockfix
GB201312664D0 (en) Drydam

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20151027

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20161014

RIC1 Information provided on ipc code assigned before grant

Ipc: G06F 13/12 20060101ALI20161010BHEP

Ipc: G06F 13/20 20060101ALI20161010BHEP

Ipc: G06F 13/42 20060101ALI20161010BHEP

Ipc: G06F 13/14 20060101AFI20161010BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20171221

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R003

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 20191018