EP3669455A1 - Architecture d'amplificateur de puissance à large bande, à haut rendement et sans modulation - Google Patents

Architecture d'amplificateur de puissance à large bande, à haut rendement et sans modulation

Info

Publication number
EP3669455A1
EP3669455A1 EP18759225.8A EP18759225A EP3669455A1 EP 3669455 A1 EP3669455 A1 EP 3669455A1 EP 18759225 A EP18759225 A EP 18759225A EP 3669455 A1 EP3669455 A1 EP 3669455A1
Authority
EP
European Patent Office
Prior art keywords
amplifier
peaking
amplifying
main
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP18759225.8A
Other languages
German (de)
English (en)
Other versions
EP3669455B1 (fr
Inventor
Bi Ngoc PHAM
Gerard Bouisse
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MACOM Technology Solutions Holdings Inc
Original Assignee
MACOM Technology Solutions Holdings Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MACOM Technology Solutions Holdings Inc filed Critical MACOM Technology Solutions Holdings Inc
Publication of EP3669455A1 publication Critical patent/EP3669455A1/fr
Application granted granted Critical
Publication of EP3669455B1 publication Critical patent/EP3669455B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/08—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
    • H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
    • H03F1/0288—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers using a main and one or several auxiliary peaking amplifiers whereby the load is connected to the main amplifier using an impedance inverter, e.g. Doherty amplifiers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/08—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
    • H03F1/083—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements in transistor amplifiers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/42—Modifications of amplifiers to extend the bandwidth
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/189—High-frequency amplifiers, e.g. radio frequency amplifiers
    • H03F3/19—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
    • H03F3/195—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only in integrated circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/211—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only using a combination of several amplifiers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/213—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only in integrated circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/324—An amplitude modulator or demodulator being used in the amplifier circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/387—A circuit being added at the output of an amplifier to adapt the output impedance of the amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/432—Two or more amplifiers of different type are coupled in parallel at the input or output, e.g. a class D and a linear amplifier, a class B and a class A amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/451—Indexing scheme relating to amplifiers the amplifier being a radio frequency amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/543—A transmission line being used as coupling element between two amplifying stages
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/20—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F2203/21—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F2203/211—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only using a combination of several amplifiers
    • H03F2203/21103—An impedance adaptation circuit being added at the input of a power amplifier stage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/20—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F2203/21—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F2203/211—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only using a combination of several amplifiers
    • H03F2203/21106—An input signal being distributed in parallel over the inputs of a plurality of power amplifiers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/20—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F2203/21—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F2203/211—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only using a combination of several amplifiers
    • H03F2203/21139—An impedance adaptation circuit being added at the output of a power amplifier stage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/20—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F2203/21—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F2203/211—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only using a combination of several amplifiers
    • H03F2203/21142—Output signals of a plurality of power amplifiers are parallel combined to a common output

Definitions

  • the technology relates to high-speed, efficient, high-power amplifiers which can be constructed from multiple transistors operating in parallel circuit paths and formed from semiconductor materials such as, but not limited to, gallium nitride.
  • High-speed power amplifiers formed from semiconductor materials have a variety of useful applications, such as radio-frequency (RF) communications, radar, RF energy, power conversion, and microwave applications.
  • RF radio-frequency
  • Gallium nitride semiconductor material has received appreciable attention in recent years because of its desirable electronic and electro-optical properties. Because of its wide bandgap, GaN is more resistant to avalanche breakdown and can maintain electrical performance at higher temperatures than other semiconductors, such as silicon. GaN also has a higher carrier saturation velocity and can sustain higher power densities compared to silicon.
  • GaN has a Wurtzite crystal structure, is a very stable and hard material, has a high thermal conductivity, and has a much higher melting point than other
  • GaN is useful for high-speed, high-voltage, and high-power applications.
  • a multiclass power amplifier can include a plurality of amplifiers operating in parallel in different amplification classes and providing amplified signals to a common output.
  • a main amplifier can amplify signals at low signal levels and high signal levels.
  • Secondary amplifiers can be idle (non-amplifying) at low signal levels and become active
  • the main amplifier can see a same impedance at its output regardless of whether the secondary amplifiers are idle or active, thereby avoiding load modulation of the main amplifier that is typical with conventional Doherty amplifiers.
  • Some embodiments relate to a power amplifier comprising a first circuit branch containing a first amplifier and a second amplifier connected in parallel, wherein the first amplifier is configured to operate in class AB and the second amplifier is configured to operate in a different class, and a second circuit branch connected in parallel with the first circuit branch, the second circuit branch containing a third amplifier configured to operate in the different class.
  • the power amplifier can further include a first node arranged to receive output signals from the first amplifier and the second amplifier, a second node arranged to receive an output signal from the third amplifier, a first impedance inverter connected between the first node and a combining node, a second impedance inverter connected between the second node and the combining node, and an output port connected to the combining node and configured to connect to a load having an impedance value R.
  • Some embodiments relate to a method for amplifying a signal.
  • the method can comprise acts of receiving a first signal at a first amplifier that operates in class AB; receiving a first replica of the first signal at a second amplifier connected in parallel with the first amplifier, wherein the second amplifier operates in a different class; receiving a second replica of the first signal at a third amplifier that operates in the different class; combining an output from the first amplifier with an output from the second amplifier to produce a first output; providing the first output to a first impedance inverter; providing a second output from the third amplifier to a second impedance inverter; and combining an output from the first impedance inverter and the second impedance inverter to produce a combined output.
  • Some embodiments relate to a power amplifier comprising a main amplifier connected in parallel with a first peaking amplifier in a first circuit branch, and a second peaking amplifier connected in parallel with a third peaking amplifier in a second circuit branch that is in parallel with the first circuit branch, wherein the main amplifier is configured to operate in a first amplifier class and the peaking amplifiers are configured to operate in an amplifier class that is different from the first amplifier class, wherein a load impedance seen by the main amplifier is approximately a same value when the peaking amplifiers are fully amplifying received signals and when the peaking amplifiers are not amplifying received signals.
  • Some embodiments relate to a method of operating a power amplifier comprising acts of at a first time: in a first circuit branch of the power amplifier, amplifying a first portion of a first received signal with a main amplifier that is connected in parallel with a first peaking amplifier that is not amplifying; and at a second time: amplifying a first portion of a second received signal with the main amplifier; amplifying a second portion of the second received signal with the first peaking amplifier in a fully-on state;
  • Some embodiments relate to a power amplifier comprising a main amplifier connected in parallel with a first peaking amplifier in a first circuit branch; and a second peaking amplifier in a second circuit branch that is in parallel with the first circuit branch, wherein the main amplifier is configured to operate in a first amplifier class and the first and second peaking amplifiers are configured to operate in an amplifier class that is different from the first amplifier class, wherein a load impedance seen by the main amplifier is approximately a same value when the peaking amplifiers are fully amplifying received signals and when the peaking amplifiers are not amplifying received signals.
  • Some embodiments relate to a method of operating a power amplifier comprising acts of at a first time: in a first circuit branch of the power amplifier, amplifying a first portion of a first received signal with a main amplifier that is connected in parallel with a first peaking amplifier that is not amplifying; and at a second time: amplifying a first portion of a second received signal with the main amplifier; amplifying a second portion of the second received signal with the first peaking amplifier in a fully-on state; and amplifying a third portion of the second received signal with a second peaking amplifier in a fully-on state that is connected in parallel with the first circuit branch of the power amplifier, wherein a load impedance seen by the main amplifier at the first time is approximately a same value to a load impedance seen by the main amplifier at the second time.
  • Some embodiments relate to a power amplifier comprising: a main amplifier connected in a first circuit branch; a first peaking amplifier in a second circuit branch that is in parallel with the first circuit branch, wherein the main amplifier is configured to operate in a first amplifier class and the first peaking amplifier is configured to operate in an amplifier class that is different from the first amplifier class; and a hybrid coupler arranged to combine a first signal from the first circuit branch with a second signal from the second circuit branch.
  • Some embodiments relate to a method of operating a power amplifier comprising acts of at a first time: in a first circuit branch of the power amplifier, amplifying a first portion of a first received signal with a main amplifier; and at a second time: amplifying a first portion of a second received signal with the main amplifier; amplifying a second portion of the second received signal with a first peaking amplifier in a fully-on state in a second circuit branch of the power amplifier that is in parallel to the first circuit branch; and combining a signal from the first circuit branch with a signal from the second circuit branch with a hybrid coupler.
  • FIG. 1 depicts an arrangement of a Doherty amplifier
  • FIG. 2A depicts a circuit model for a symmetrical Doherty amplifier when a main amplifier and peaking amplifier are fully active
  • FIG. 2B depicts a circuit model for a symmetrical Doherty amplifier when a main amplifier is active and a peaking amplifier is idle (non-amplifying);
  • FIG. 3 illustrates gain as a function of output power for a Doherty amplifier
  • FIG. 4 illustrates efficiency of a Doherty amplifier as a function of output power
  • FIG. 5A depicts a high-efficiency, broadband, no-load-modulation power amplifier and shows impedance values when the amplifier is fully on, according to some embodiments
  • FIG. 5B depicts operation of a main amplifier in a high-efficiency, broadband, no-load-modulation power amplifier and shows an impedance value seen by the main amplifier when the peaking amplifiers are idle and not amplifying, according to some embodiments;
  • FIG. 6 illustrates efficiency curves for different configurations of a high- efficiency, broadband, no-load-modulation power amplifier, according to some embodiments
  • FIG. 7 depicts an alternative configuration of a high-efficiency, broadband, no- load-modulation power amplifier, according to some embodiments
  • FIG. 8 graphs gain and amplitude-to-phase modulation as a function of output power for a high-efficiency, broadband, no-load-modulation power amplifier, according to some embodiments
  • FIG. 9 compares load impedance capability and drain efficiency of a high- efficiency, broadband, no-load-modulation power amplifier and a Doherty amplifier, according to some embodiments.
  • FIG. 10 compares video bandwidth capability of a high-efficiency, broadband, no-load-modulation power amplifier and a Doherty amplifier, according to some embodiments
  • FIG. 11 depicts an embodiment of a high-efficiency, broadband, no-load- modulation power amplifier that includes impedance-matching components within the amplifier circuitry, according to some embodiments;
  • FIG. 12 illustrates structure that can be used to construct a high-efficiency, broadband, no-load-modulation power amplifier on a circuit board or monolithic microwave integrated circuit (MMIC), according to some embodiments;
  • FIG. 13 depicts a high-efficiency, broadband, no-load-modulation power amplifier in which a hybrid coupler is used to combine signals from the main and peaking amplifiers, according to some embodiments;
  • FIG. 14 depicts an embodiment of a hybrid coupler
  • FIG. 15 depicts another embodiment of a hybrid coupler
  • FIG. 16 plots return losses of main and peaking amplifiers for two no-load- modulation power amplifiers, one using a conventional T-junction combiner and one using a hybrid coupler.
  • Doherty amplifier which is depicted schematically in FIG. 1. To aid in understanding the present technology, a brief summary of Doherty amplification is provided.
  • a Doherty amplifier 100 may comprise a main power amplifier 132 and a peaking power amplifier 138 that operate in parallel on a signal divided into parallel circuit branches.
  • the peaking amplifier 138 is typically idle (not amplifying) at low signal levels, and turns on when the main amplifier 132 begins to saturate. Outputs from the two amplifiers are subsequently combined into a single RF output.
  • a 90-degree power coupler 110 divides a received RF signal into two outputs that connect to the main amplifier 132 and the peaking amplifier 138.
  • the power coupler 110 also delays (by approximately 90 degrees) the phase of the signal provided to the peaking amplifier with respect to the phase of the signal provided to the main amplifier.
  • Impedance-matching components 122, 124 may be placed before the main amplifier 132 and peaking amplifier 138. These impedance-matching components can transform impedance so as to match the input impedances of the two amplifiers 132, 138 to the impedances of the transmission lines connected to the amplifier inputs or to output impedances from the 90-degree coupler 110. Such impedance matching can reduce undesirable effects of signal reflections from the amplifiers.
  • Additional impedance-matching components 142, 144 may be located at the outputs of the main amplifier 132 and peaking amplifier 138 to match impedances between the output of the main amplifier 132 to the input of an impedance inverter 150 (which may be 50 ohms by design) and between the output of the peaking amplifier 138 and an impedance at the combining node 155 (which may also be 50 ohms).
  • the impedance inverter 150 rotates the phase of the signal received from the main amplifier 132 by approximately 90 degrees, so that the signals from the main amplifier and peaking amplifier will be essentially in phase at the combining node 155.
  • An output impedance-matching element 160 may be used between the combining node 155 and the Doherty amplifier's RF output to match the output impedance of the Doherty amplifier 100 to an impedance of a load (not shown).
  • the main amplifier 132 and peaking amplifier 138 may be closely similar or identical semiconductor devices. For example, they may be configured to handle a same amount of signal power and amplify a signal to a same power level when both amplifiers are fully on and amplifying at their upper limit.
  • the signals to the main amplifier 132 and peaking amplifier are typically attenuated by 3 dB at each output port of the coupler 110 compared to the input RF signal.
  • Signal values expressed in "dB" refer to relative power levels.
  • FIG. 2A is a simplified circuit model for a Doherty amplifier when both the main amplifier 132 and peaking amplifier 138 are fully active (amplifying their respective signals at full-power values).
  • the main amplifier 132 operating in class AB mode and its output impedance-matching component 142 can be modeled as a current source CS m having an internal impedance R and providing no phase delay to the amplified signal.
  • the peaking amplifier 138 operating in class C mode, its output impedance-matching component 144, and the phase delay of the coupler 110 can be modeled as a second current source CS P having an internal impedance R, but providing a 90-degree phase delay to amplified signals.
  • the impedance inverter 150 can be modeled as a transmission line having a characteristic impedance of R and providing a phase delay of 90 degrees.
  • a load driven by the Doherty amplifier may have an impedance of R/2.
  • the phase delays described herein are delays for a carrier wave of a radio- frequency signal that is modulated to encode information onto the carrier wave.
  • a carrier wave may oscillate at a frequency having a value in a range between 0.7 gigahertz (GHz) and 7 GHz, depending on what communication protocol is being used (e.g., 2G, 3G, 4G, etc.).
  • the main amplifier 132 and peaking amplifier 138 may be designed for a particular carrier frequency and communication protocol.
  • an amplifier configured to handle signals for 4G communications may be designed for a carrier frequency of 2.6 GHz according to one protocol, and the specified phase delays of amplifier components are relative to 2.6 GHz.
  • an amplifier configured to handle signals for 4G communications may be designed for a carrier frequency of 1.9 GHz according to another protocol, and the specified phase delays of amplifier components are relative to 1.9 GHz.
  • FIG. 2A straightforward calculations show that the main amplifier 132 sees an impedance R at its output, as indicated by the chevron symbol in FIG. 2A. This is referred to as a "1 : 1 load" condition for the Doherty amplifier.
  • This impedance value can be calculated in a two-step process. First, the impedance seen looking into the combining node 155 from the impedance inverter 150 is calculated. Second, the impedance looking into the combining node is transformed according to the property of the quarter-wave impedance inverter 150 to find an impedance (in this case R) looking into the impedance inverter 150.
  • FIG. 2B depicts a circuit model for an operating condition of the Doherty amplifier when the peaking amplifier 138 is idle (non-amplifying).
  • the peaking amplifier 138 becomes idle (non-amplifying) and is modeled as essentially as an open circuit.
  • the impedance of the peaking amplifier changes from R to an infinite value in an idle state. Recalculating impedances looking into the combining node 155 and looking into the impedance inverter 150 from the main amplifier shows that the impedance value seen looking into the impedance inverter 150 rises to 2R.
  • This operating condition is referred to as the "2: 1 load" condition of the Doherty amplifier.
  • the main amplifier's impedance R is no longer well matched to the impedance it is trying to drive. Such a mismatch can lead to signal reflections and inefficient operation of the Doherty amplifier.
  • load modulation The variation in impedance seen by the main amplifier 132 that depends on the state of the peaking amplifier 138 (which is determined by the input RF signal level) is referred to as "load modulation.”
  • Load modulation necessarily adversely affects power- handling capability of the amplifier and the amplifier's RF fractional bandwidth. For example, mismatches in impedance cause power reflections, and such reflections to the main amplifier may constrain the safe operating limit of the main amplifier appreciably below a power level that it could otherwise handle if there were no power reflections.
  • the amount of reflected power may further depend on frequency, and changes in reflected power with frequency can take an amplifier out of compliance with a specification more quickly (resulting in a narrower bandwidth) than if there were no reflected power.
  • a first gain curve 210 depicts gain of a main amplifier 132 as a function of output power P out when the peaking amplifier 138 is idle (non-amplifying).
  • the curve 210 corresponds to the so-called 2: 1 load condition.
  • the peaking amplifier is typically idle at low input signal power levels, e.g., input signal levels that will not begin saturating the main amplifier 132. These low input signal levels correspond to output power levels that are up to about 6 dB below a peak output power level of the Doherty amplifier. These low level signals can be handled by the main amplifier 132 only.
  • the gain of the main amplifier 132 will begin to saturate and go into "compression," which begins at a power compression point P c and is indicated by the fall-off region 212 in FIG. 3. At this point, the main amplifier 132 begins to amplify non-linearly, and would otherwise distort the input RF signal.
  • the power compression point for a main amplifier 132 will depend upon its design ⁇ e.g., the size of active areas in the amplifier's transistors), and could be any value from 1 Watt (30 dBm) to 100 Watts (50 dBm) for an amplifier used in a communication system. Smaller or larger values of the power compression point may occur in some embodiments.
  • the peaking amplifier 138 begins to amplify the input RF signal and contribute to the Doherty amplifier's output at the power compression point P c .
  • An example gain curve 230 for the peaking amplifier 138 is also depicted in FIG. 3.
  • the peaking amplifier 138 makes up for saturation of the main amplifier 132 at high powers until the peaking amplifier begins to saturate, go into compression, and fall off, as indicated in the drawing.
  • Action of the peaking amplifier 138 can extend linear amplification by the Doherty amplifier over a range of high powers beyond the capability of the main amplifier 132 alone, until the peaking amplifier starts saturating.
  • FIG. 3 includes a second gain curve 220 for the main amplifier 132 when the peaking amplifier 138 is active (amplifying).
  • the curve 220 corresponds to the 1 : 1 load condition.
  • the peaking amplifier 138 When the peaking amplifier 138 is active, it effectively adds load impedance to the main amplifier 132 (effectively reducing the gain of the main amplifier by about 3 dB) but also assists in amplifying high power levels (extending the Doherty' s compression to higher powers).
  • FIG. 3 also depicts a gain curve 310 (solid dark curve) as a function of output power for the Doherty amplifier.
  • the Doherty gain curve 310 is a result of the combined actions of the main amplifier 132 and peaking amplifier 138 as described above.
  • An efficiency curve 410 for a Doherty amplifier is illustrated in FIG. 4.
  • the efficiency of the Doherty rises to a peak efficiency E p that occurs approximately when the gain of the peaking amplifier 138 has reached its highest value.
  • the peak efficiency E p would occur at about 6 dB below the maximum output power P max , in a region referred to as "output power back-off (OBO, though sometimes denoted OPO).
  • OBO output power back-off
  • the efficiency falls below the peak value E p for output power levels below the 6 dB OBO point in a region where the peaking amplifier is transitioning from low gain levels (where the peaking amplifier primarily loads the main amplifier) to its maximum gain (refer to FIG. 3).
  • the peak efficiency for a Doherty does not occur at 6 dB OBO, because of several effects present in conventional Doherty amplifiers.
  • a first effect relates to isolation of the peaking amplifier 138 in power back-off
  • the peaking amplifier is modeled above as having infinite impedance (open circuit) in back-off, in practical applications the impedance is finite at 6 dB OBO.
  • the impedance inverter 150 and/or output matching elements 142, 144 can exhibit losses which may not be insignificant.
  • the main amplifier 132 and peaking amplifier 138 typically have non-ideal I-V curves and/or knee voltages.
  • the inventors have recognized and appreciated that load modulation in a Doherty amplifier can adversely affect power handling and bandwidth capability of a Doherty amplifier.
  • the inventors have also recognized and appreciated that conventional Doherty amplifiers exhibit a peak efficiency in a region between about 5 dB OBO and about 6 dB OBO.
  • the inventors have further recognized and appreciated that currently-developed signal protocols can increase the peak-to-average power ratio (PAPR) in communication signals to 7 dB or more to handle large data rates with high spectral efficiency.
  • PAPR peak-to-average power ratio
  • a Doherty amplifier may be operated in a corresponding region ( 7 dB OBO or more) for a large portion of its operating time, which is a region where the conventional Doherty amplifier's efficiency is reducing.
  • a no-load-modulation power amplifier 500 can comprise a plurality of amplifiers M, PI, P2, P3 operating on portions of a received signal, e.g., a received RF signal that is divided into parallel circuit branches.
  • the received signal at an input port to the amplifier can be divided into the parallel circuit branches by signal dividing circuitry 510 and provided to the plurality of amplifiers M, PI, P2, P3.
  • a first circuit branch can include a main amplifier M and a first peaking amplifier PI connected in parallel.
  • a second circuit branch can include a second peaking amplifier P2 and a third peaking amplifier P3 connected in parallel.
  • Outputs from the amplifiers in the first and second circuit branches can be combined at a combining node 155 and subsequently provided to an output port or terminal 590 of the no-load-modulation power amplifier.
  • the output port can be connected to a load (having an impedance value of R in the illustrated example).
  • the parallel circuit branches can include a first quarter-wave impedance inverter 522 and a second quarter-wave impedance inverter 524 connected as shown.
  • the characteristic impedance of the first and second impedance inverters 522, 524 may be the same (R in the example implementation) or may be different in other embodiments.
  • the characteristic impedance of the first and second impedance inverters 522, 524 are the same value R to within 5 % (i.e., R ⁇ 0.05R).
  • the characteristic impedance of the first and second impedance inverters 522, 524 are the same value R to within 20 %.
  • R can have a real value of impedance between 10 ohms and 100 ohms, and can be determined by an impedance of a load that the power amplifier is designed to drive.
  • a first amplifier M of the plurality of amplifiers can be configured to operate as a main amplifier in a first amplifying class.
  • the first amplifying class may be class A, class B, or class AB.
  • the remaining amplifiers PI, P2, P3 (which may be referred to as peaking amplifiers) can be configured to operate as peaking amplifiers in a second class (e.g., class C).
  • a first portion of the plurality of amplifiers M, PI can operate on portions of the received signal to be amplified, wherein the portions of the received signal have a first phase.
  • a second portion of the plurality of amplifiers P2, P3 can operate on portions of the received signal that have a second phase different from the first phase.
  • the second phase can be delayed between 80° and 100° with respect to the first phase, in some embodiments. In some embodiments, the second phase may not be delayed with respect to the first phase, or may be delayed by an integer multiple of 360°.
  • a phase delay other than an integer multiple of approximately 360°
  • one or more compensating phase delays can be connected to outputs of at least some of the plurality of amplifiers so that signals combine at the combining node 155 in phase or approximately in phase.
  • a no-load-modulation power amplifier 500 can include signal dividing circuitry 510 that can comprise any suitable power splitters and/or couplers arranged in a network that divide the input signal into different signal paths.
  • the input signal can be divided into approximately equal power levels (a symmetric configuration) that are provided to the plurality of amplifiers.
  • the input signal can be divided into unequal power levels (an asymmetric configuration) that are provided to the plurality of amplifiers.
  • the signal dividing circuitry 510 can include impedance-matching components that match input impedances of the plurality of amplifiers M, PI, P2, P3 to upstream components.
  • the signal dividing circuitry 510 may not be shown in alternative embodiments of a no-load- modulation power amplifier.
  • the signal dividing circuitry can introduce a phase difference between at least two of the signals that are output to the amplifiers.
  • the signal dividing circuitry can introduce a phase difference of approximately 90° between a signal provided to the main amplifier and at least one of the signals provided to a peaking amplifier.
  • the phase difference introduced by the signal dividing circuitry can be between 80° and 100°.
  • each of the amplifiers M, PI, P2, P3 can be embodied as an integrated circuit comprising one or more transistors.
  • the transistors may be formed from gallium-nitride material as field-effect transistors, bipolar transistors, or high-electron-mobility transistors (HEMTs), though other types of transistors may be used in some embodiments.
  • HEMTs high-electron-mobility transistors
  • a main amplifier M can be microfabricated on a wafer that is cut to provide at least one die that includes an array of GaN HEMT devices.
  • the die can be attached to a circuit board or a microwave monolithic integrated circuit (MMIC) that also includes the peaking amplifiers PI, P2, P3, the signal dividing circuitry 510, and the impedance inverters 522, 524, in some implementations.
  • MMIC microwave monolithic integrated circuit
  • Each of the peaking amplifiers can be fabricated on a semiconductor wafer that is cut to form individual die. Additional circuit elements (e.g., impedance- matching components, phase delay elements, microstrip transmission lines, etc) can be included on the circuit board or MMIC.
  • gallium-nitride material refers to gallium nitride (GaN) and any of its alloys, such as aluminum gallium nitride (Al x Ga (i- X )N), indium gallium nitride (In y Ga ( i -y) N), aluminum indium gallium nitride (Al x In y Ga ( i -x-y) N), gallium arsenide phosphoride nitride (GaAs x P y N ( i -x-y) ), aluminum indium gallium arsenide phosphoride nitride (Al x In y Ga(i -x-y )As a Pb N(i -a- b)), amongst others.
  • Al nitride Al x Ga (i- X )N
  • indium gallium nitride In y Ga ( i -y) N
  • the gallium-nitride material has a high concentration of gallium and includes little or no amounts of aluminum and/or indium.
  • the sum of (x+y) may be less than 0.4 in some implementations, less than 0.2 in some implementations, less than 0.1 in some implementations, or even less in other implementations.
  • an active layer in which a majority of current conduction occurs may have a composition of GaN.
  • Gallium-nitride materials in a multi-layer stack may be doped n-type or p-type, or may be undoped. Suitable gallium-nitride materials are described in U.S. patent No. 6,649,287, which is incorporated herein by reference in its entirety.
  • Impedance values seen by the plurality of amplifiers M, PI, P2, P3 can be calculated for two cases of amplifier operation: (1) fully-on (depicted in FIG. 5A), and (2) fully backed-off with the peaking amplifiers idle (depicted in FIG. 5B).
  • the calculations are based in part on the load impedance (R for this example) and the characteristic impedances of the impedance inverters 522, 524 (R for this example).
  • the calculations for this example consider the plurality of amplifiers M, PI, P2, P3 to be equal in power capability ⁇ e.g., they output a same amount of current when fully on).
  • the calculations also assume that when the peaking amplifiers are idle and not amplifying, they present essentially an infinite impedance at their outputs.
  • the load impedance seen by the main amplifier M is calculated to be R and is represented by right-angle arrows in the drawing.
  • the peaking amplifiers PI, P2, P3 each see the same impedance at their respective outputs.
  • This impedance having a real value R is the same value seen when the peaking amplifiers PI, P2, P3 are idle, which can be understood from the diagram of FIG. 5B (input signal dividing circuitry and peaking amplifiers are not shown). Since the peaking amplifiers PI, P2, P3 are idle and present open circuits, they do not contribute to the output and are not shown in FIG. 5B.
  • a load impedance value Z m seen by a main amplifier can modulate by no more than 5 % (in magnitude, for example) between the power amplifier's fully-on and fully backed-off states.
  • an impedance value Z m seen by a main amplifier can modulate by no more than 10 % between the power amplifier's fully-on and fully backed-off states.
  • a load impedance value Z m seen by a main amplifier can modulate by no more than 20 % between the power amplifier's fully- on and fully backed-off states.
  • Efficiency curves for embodiments of a no-load-modulation power amplifier 500 are illustrated in FIG. 6.
  • the plotted efficiency curve can represent the power amplifier's drain efficiency (DE) or power-added efficiency (PAE) as a function of the amplifier's output power.
  • Drain efficiency is defined as a ratio of RF power output from a power amplifier to the DC power input to the power amplifier.
  • Power-added efficiency is a ratio of a net RF power output from a power amplifier (RF power out minus RF power input) to the DC power input to the power amplifier.
  • the location of the peak back-off efficiency (P b ackoff) can depend in part upon the symmetry of the no-load-modulation power amplifier 500.
  • a symmetric no-load- modulation power amplifier is one in which each of the amplifiers M, PI, P2, P3 have a same power-handling capability.
  • An asymmetric no-load-modulation power amplifier is one in which two or more of the amplifiers M, PI, P2, P3 have different power-handling capabilities. For example and referring to FIG. 5A, amounts of currents Im, Ipl, Ip2, Ip3 provided by each amplifier in a fully-on state can be different.
  • an asymmetric no-load-modulation power amplifier in a fully-on state can provide a maximum amount of power or current from at least one peaking amplifier that differs by more than 20 % from a maximum amount of power or current from the main amplifier.
  • the efficiency behavior between fully-on and fully backed-off states can depend upon a turn-on configuration of the peaking amplifiers PI, P2, P3. If the peaking amplifiers are arranged to turn-on simultaneously in a same manner, then the efficiency behavior between fully-on and fully backed-off states can appear as shown by the lower black curve in FIG. 6 between the amplifier's P ackoff and P max power levels.
  • the peaking amplifiers are configured to turn on at different levels of input signal power, then the efficiency behavior between fully-on and fully backed-off states can appear as shown by the upper gray curve in FIG. 6. Having a sequential turn-on of the peaking amplifiers can improve the overall efficiency of a no-load-modulation power amplifier 500 throughout the amplifier' s back-off range.
  • An asymmetric no-load-modulation power amplifier 500 can be characterized by a device ratio Rdev as follows:
  • a constraint equation for the relative amounts of currents can be obtained by solving for the impedance seen by the main amplifier M in the power amplifier's 500 fully-on state.
  • the impedance Z m seen by the main amplifier M, for a load impedance of R and impedance inverters having characteristic impedances R as illustrated in FIG. 5A, can be represented by the following expression.
  • ⁇ is made equal to, or approximately equal to, unity.
  • ⁇ can be made equal to a value between 0 and 2.
  • ⁇ can have a value other than 1 to improve performance of a power amplifier 500 by allowing some load modulation.
  • ⁇ may have a value in a range between 0.5 and 0.98 in some embodiments.
  • ⁇ may have a value in a range between 1.02 and 1.5 in some embodiments.
  • ⁇ 1 + 0.2, meaning that ⁇ can be a value in a range between 0.8 and 1.2.
  • ⁇ 1 + 0.1.
  • ⁇ 1 + 0.05.
  • ⁇ 1 + 0.02.
  • the symbol " ⁇ " is used herein to mean within a range of values bounded by the subsequent value.
  • the value of OBO is determined by the relative current values rl, r2, r3.
  • rl « r2 « r3 « 1 and the OBO is approximately -6 dB.
  • the table below shows OBO values and impedances seen by the amplifiers M, PI, P2, P3 for other relative current values.
  • Table 1 OBO values for asymmetric no-load-modulation power amplifier
  • the relative current ratios rl, r2, r3 provide design flexibility for a no-load-modulation power amplifier.
  • one of the current ratios e.g., rl
  • the remaining current ratios can be selected to suppress or eliminate load modulation of the main amplifier M.
  • a maximum current delivered from one of the peaking amplifiers e.g., the second peaking amplifier
  • a power amplifier can exhibit a peak in efficiency for an output power back-off (OBO) value that is between -6 dB and -10 dB.
  • relative current ratios can be selected to provide a peak in efficiency for an output power backoff (OBO) value that is between -6.5 dB and -10 dB.
  • FIG. 7 shows an embodiment of a no-load-modulation power amplifier 700 in which two separate peaking amplifiers P2, P3 are replaced with a single peaking amplifier P2, and one of the impedance inverters 524 is replaced with an impedance inverter 724 having a characteristic impedance 9R where d is a value to be determined.
  • P2 can have a power-handling capability that is about twice that of peaking amplifier PI .
  • the no-load-modulation power amplifier 700 can be configured as a symmetric or asymmetric power amplifier.
  • a symmetric configuration would be one in which the main amplifier M and the first peaking amplifier PI have a same power- handling capability and the second peaking amplifier P2 has a power handling capability that is twice that of the first peaking amplifier PI .
  • the main amplifier M can have a different power-handling capability than one or both of the peaking amplifiers PI, P2.
  • a no-load condition for the power amplifier 700 shown in FIG. 7 can be obtained from an equation that is identical to EQ. 3 above, except that ⁇ is expressed as follows.
  • Load modulation seen by the main amplifier M for the embodiment shown in FIG. 7 can be the same as and no greater than load modulation for the main amplifier in the embodiment shown in FIG. 5A
  • a value of d can be determined by setting the impedance Zp2 seen by the second peaking amplifier to a desired value (e.g., the load impedance R or any other desired value).
  • the impedance Zp2 can be represented by the following equation d 2 r2
  • rl and r2 can be selected by a designer to obtain a desired impedance Zp2 for the second peaking amplifier.
  • FIG. 8 plots gain performance and amplitude-modulation to phase-modulation (AM/PM) distortion for a symmetric no-load-modulation power amplifier 700 constructed according to the embodiment depicted in FIG. 7.
  • the gain and AM/PM values are plotted as a function of output power for three different frequencies.
  • the amplifier shows good gain uniformity and AM/PM performance up to about 44 dBm of output power.
  • FIG. 9 plots comparisons of amplifier output impedance and drain efficiency between a no-load-modulation power amplifier 700 and a conventional Doherty amplifier designed for a same power specification.
  • Drain efficiency (DE) values are plotted as contours (DE values listed on the contours) and indicate which impedance values yield the plotted DE.
  • the no-load-modulation power amplifier 700 shows about a 10 % increase in drain efficiency for load impedances that are up to three times higher than load impedances that can be handled by the Doherty amplifier. Both amplifiers were configured to output a same amount of maximum power, and the plots of drain efficiency were generated for output power values of 47.5 dBm.
  • the Doherty amplifier was operated at 1.88 GHz and the no-load-modulation amplifier was operated at 1.90 GHz. It should also be noted that the power-handling requirement for the main and first peaking amplifiers are each about one-half of the power-handling requirement of a Doherty' s main amplifier for a same overall power amplifier specification, since there are two amplifiers (M, PI) in the no-load-modulation power amplifier that are handling the power of a single main amplifier in the Doherty in fully-on states.
  • FIG. 10 plots comparisons of input impedance values as a function of baseband frequency between a no-load-modulation power amplifier 700 and a conventional Doherty amplifier.
  • the plotted curves reflect simulated resonance characteristics of the inputs at baseband frequencies. These resonances are determined primarily by a parallel LC circuit that comprises inductances L connected between the gates of the main amplifier and a biasing node, for example, and drain-to-source capacitances of the main amplifier.
  • the resonances occur at a frequency value that is about twice a video bandwidth (also referred to as instantaneous bandwidth) of the entire power amplifier system.
  • video bandwidth also referred to as instantaneous bandwidth
  • an asymmetric version of a no-load- modulation power amplifier 500 can be constructed in which different amplifiers handle different amounts of power. According to Table 1 , impedances seen by the different amplifiers PI, P2, P3 at their outputs can have different values. Variations in
  • impedance transformers 1 1 10, 1 120, 1 130 can be connected to outputs of the peaking amplifiers, as shown in FIG. 11, to transform a downstream impedance (listed in Table 1) to a desired impedance (e.g., 50 ohms). Impedance transformers can also be connected to outputs of the peaking amplifiers for the embodiment shown in FIG. 7.
  • FIG. 12 depicts an embodiment of amplifier die and an output network for a no- load-modulation power amplifier that can be implemented on a circuit board or MMIC, for example.
  • the depicted embodiment can be applied to a four-amplifier, no-load modulation power amplifier depicted in FIG. 5A as well as a three-amplifier, no-load modulation power amplifier depicted in FIG. 7.
  • the main amplifier M and peaking amplifiers PI, P2 and P3 can be attached to a circuit board or MMIC (not shown) and have output pads that connect to a first electrode of a capacitor C (e.g., a bar capacitor) via bond wires 1210.
  • the capacitor can connect between the bond wires and a reference potential, such as ground. Additional bond wires can connect between the capacitor' s first electrode and an output pad.
  • an electrode of the capacitor C can serve as a combining node 155 of the power amplifier.
  • drain-to-source capacitances (C d s) of the individual amplifiers can be used as part of a network that includes the bond wires 1210 and capacitor C.
  • the resulting networks can form the impedance inverters (e.g., inverters 522, 524 referring to FIG. 5A) that are located between the amplifiers' outputs and the combining node.
  • the drain-to-source capacitances of the main amplifier die M and first peaking amplifier die PI, bond wires L m and L p i, and capacitor C can form a first impedance inverter. In this manner, the power amplifier can be assembled as a compact package.
  • FIG. 13 illustrates an embodiment of a no-load-modulation power amplifier 1300 in which a hybrid coupler 1320 is used to combine outputs from the amplifiers M, PI, P2, P3 rather than a conventional T junction, for example.
  • a hybrid coupler can further significantly improve bandwidth characteristics of a no-load-modulation power amplifier.
  • Examples of hybrid couplers that can be used include, but are not limited to, Lange couplers, a branch line coupler depicted in FIG. 14, and a quadrature line coupler depicted in FIG. 15. Either of these couplers can be discrete devices that are added to a circuit board or MMIC, or can be printed and fabricated on and as part of an integrated circuit on a circuit board or MMIC.
  • hybrid couplers such as these can be used to improve bandwidth performance in other power amplifier configurations where signals from two or more amplifiers operating in parallel are combined, such as Doherty amplifiers.
  • a hybrid coupler can offer a smaller size compared to a T junction, particularly at lower frequencies.
  • a hybrid coupler can also provide better isolation of the peaking amplifiers from the main amplifier when they are in idle states. Better isolation can reduce signal loss and power loss at amplifier back-off
  • a hybrid coupler can suppress the amount of intermodulation products that would otherwise bypass a T-junction type combiner. Simulations with hybrid couplers indicate improvements in RF fractional bandwidth at the carrier frequency by 25% or more depending upon the power amplifier design. Fractional bandwidth can be represented symbolically as ⁇ / ⁇ ⁇ and represents a bandwidth between the -20 dB return loss points for a device relative to the carrier frequency co 0 applied to the device. Results from example simulations are shown in FIG. 16.
  • the carrier frequency is 2 GHz.
  • the traces compare return losses for the main amplifier for two combiners: a conventional T-junction combiner (upper dashed trace) and a quadrature line hybrid coupler (lower solid trace).
  • the simulations were each for a four-amplifier, no-load-modulation power amplifier of the present embodiments like that depicted in FIG. 5A.
  • the plot indicates a significant increase in RF fractional bandwidth for the hybrid coupler.
  • the RF fractional bandwidth for the T-junction combiner is about 17 %.
  • the RF fractional bandwidth for the same power amplifier is about 73 % when a hybrid coupler is used to combine signals from the amplifiers.
  • a method can comprise dividing a signal into a plurality of signals, and providing the divided signal portions to multiple amplifiers connected in parallel.
  • One of the amplifiers can be operated as a main amplifier in a first amplifier class (e.g., class AB).
  • the remaining amplifiers can be operated as peaking amplifiers in a second amplifier class (e.g., class C).
  • Outputs from a first portion of the amplifiers can be combined and provided to a first impedance inverter, and outputs from a second portion of the amplifiers can be combined and provided to a second impedance inverter.
  • Outputs from the impedance inverters can be combined and provided to an output port, which can be connected to a load having an impedance R.
  • Characteristic impedances of the impedance inverters and relative current ratios of the peaking amplifiers can be determined as described above to provide a power amplifier in which the main amplifier sees little or no load modulation between the power amplifier's fully-on state and fully backed-off state. In some embodiments, the main amplifier sees less than 20 % modulation of its load between the power amplifier' s fully-on state and fully backed-off state. In some cases, the main amplifier sees less than 5 % modulation of its load between the power amplifier' s fully-on state and fully backed-off state. Power amplifiers described herein can be embodied in various configurations. Example configurations include combinations of configurations (1) through (16) as described below.
  • a power amplifier comprising: a main amplifier connected in parallel with a first peaking amplifier in a first circuit branch; and a second peaking amplifier connected in parallel with a third peaking amplifier in a second circuit branch that is in parallel with the first circuit branch, wherein the main amplifier is configured to operate in a first amplifier class and the peaking amplifiers are configured to operate in an amplifier class that is different from the first amplifier class, wherein a load impedance seen by the main amplifier is approximately a same value when the peaking amplifiers are fully amplifying received signals and when the peaking amplifiers are not amplifying received signals.
  • the power amplifier of configuration (1) further comprising: a combining node at which the first circuit branch connects to the second circuit branch; an output port of the power amplifier connected to the combining node and configured to connect to a load having an impedance value R; a first impedance inverter in the first circuit branch having a characteristic impedance value of R ⁇ 0.05R; and a second impedance inverter in the second circuit branch having a characteristic impedance value of R ⁇ 0.05R, wherein the power amplifier is adapted to drive the load having the impedance value R.
  • the main amplifier, first peaking amplifier, second peaking amplifier, and third peaking amplifier are formed from gallium -nitride material.
  • rl is a ratio of a maximum amount of current delivered by the first peaking amplifier to a maximum amount of current delivered by the main amplifier when main amplifier and first peaking amplifier are fully amplifying
  • r2 is a ratio of a maximum amount of current delivered by the second peaking amplifier to a maximum amount of current delivered by the main amplifier when the main amplifier and the second peaking amplifier are fully amplifying
  • r3 is a ratio of a maximum amount of current delivered by the third peaking amplifier to a maximum amount of current delivered by the main amplifier when the main amplifier and third peaking amplifier are fully amplifying.
  • Methods of operating power amplifiers of the foregoing configurations include different combinations of acts as described in methods (17) through (28) below.
  • a method of operating a power amplifier comprising: at a first time: in a first circuit branch of the power amplifier, amplifying a first portion of a first received signal with a main amplifier that is connected in parallel with a first peaking amplifier that is not amplifying; at a second time: amplifying a first portion of a second received signal with the main amplifier; amplifying a second portion of the second received signal with the first peaking amplifier in a fully-on state; amplifying a third portion of the second received signal with a second peaking amplifier in a fully-on state; and amplifying a forth portion of the second received signal with a third peaking amplifier in a fully-on state that is connected in parallel with the second peaking amplifier in a second circuit branch of the power amplifier, wherein a load impedance seen by the main amplifier at the first time is approximately a same value to a load impedance seen by the main amplifier at the second time.
  • a power amplifier comprising: a main amplifier connected in parallel with a first peaking amplifier in a first circuit branch; and a second peaking amplifier in a second circuit branch that is in parallel with the first circuit branch, wherein the main amplifier is configured to operate in a first amplifier class and the first and second peaking amplifiers are configured to operate in an amplifier class that is different from the first amplifier class, wherein a load impedance seen by the main amplifier is approximately a same value when the peaking amplifiers are fully amplifying received signals and when the peaking amplifiers are not amplifying received signals.
  • rl is a ratio of maximum current delivered by the first peaking amplifier when fully amplifying to a maximum current delivered by the main amplifier when fully amplifying and r2 is a ratio of maximum current delivered by the second peaking amplifier when fully amplifying to a maximum current delivered by the main amplifier when fully amplifying.
  • rl is a ratio of a maximum amount of current delivered by the first peaking amplifier to a maximum amount of current delivered by the main amplifier when main amplifier and first peaking amplifier are fully amplifying and r2 is a ratio of a maximum amount of current delivered by the second peaking amplifier to a maximum amount of current delivered by the main amplifier when the main amplifier and the second peaking amplifier are fully amplifying.
  • Methods of operating power amplifiers of configurations (29) through (44) include different combinations of acts as described in methods (45) through (56) below.
  • a method of operating a power amplifier comprising: at a first time: in a first circuit branch of the power amplifier, amplifying a first portion of a first received signal with a main amplifier that is connected in parallel with a first peaking amplifier that is not amplifying; at a second time: amplifying a first portion of a second received signal with the main amplifier; amplifying a second portion of the second received signal with the first peaking amplifier in a fully-on state; and amplifying a third portion of the second received signal with a second peaking amplifier in a fully-on state that is connected in parallel with the first circuit branch of the power amplifier, wherein a load impedance seen by the main amplifier at the first time is approximately a same value to a load impedance seen by the main amplifier at the second time.
  • rl is a ratio of maximum current delivered by the first peaking amplifier when fully amplifying to a maximum current delivered by the main amplifier when fully amplifying and r2 is a ratio of maximum current delivered by the second peaking amplifier when fully amplifying to a maximum current delivered by the main amplifier when fully amplifying; combining signals from the first circuit branch and the second impedance inverter at a combining node; and providing a combined signal from the combining node to an output port of the power amplifier that is configured to connect to a load having an impedance value R.
  • power amplifiers include configurations (57) through (67) described below.
  • a power amplifier comprising: a main amplifier connected in a first circuit branch; a first peaking amplifier in a second circuit branch that is in parallel with the first circuit branch, wherein the main amplifier is configured to operate in a first amplifier class and the first peaking amplifier is configured to operate in an amplifier class that is different from the first amplifier class; and a hybrid coupler arranged to combine a first signal from the first circuit branch with a second signal from the second circuit branch.
  • rl is a ratio of maximum current delivered by the first peaking amplifier when fully amplifying to a maximum current delivered by the main amplifier when fully amplifying and r2 is a ratio of maximum current delivered by the second peaking amplifier when fully amplifying to a maximum current delivered by the main amplifier when fully amplifying.
  • Methods of operating power amplifiers of configurations (57) through (67) include methods (68) through (72) described below.
  • a method of operating a power amplifier comprising: at a first time: in a first circuit branch of the power amplifier, amplifying a first portion of a first received signal with a main amplifier; at a second time: amplifying a first portion of a second received signal with the main amplifier; and amplifying a second portion of the second received signal with a first peaking amplifier in a fully-on state in a second circuit branch of the power amplifier that is in parallel to the first circuit branch; and combining a signal from the first circuit branch with a signal from the second circuit branch with a hybrid coupler.
  • the terms “approximately” and “about” may be used to mean within ⁇ 20% of a target value in some embodiments, within ⁇ 10% of a target value in some embodiments, within ⁇ 5% of a target value in some embodiments, and yet within ⁇ 2% of a target value in some embodiments.
  • the terms “approximately” and “about” may include the target value.
  • the term “essentially” is used to mean within ⁇ 3% of and including a target value.
  • the technology described herein may be embodied as a method, of which at least some acts have been described.
  • the acts performed as part of the method may be ordered in any suitable way. Accordingly, embodiments may be constructed in which acts are performed in an order different than described, which may include performing some acts simultaneously, even though described as sequential acts in illustrative embodiments. Additionally, a method may include more acts than those described, in some embodiments, and fewer acts than those described in other embodiments.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Amplifiers (AREA)

Abstract

La présente invention concerne des appareils et des procédés pour un amplificateur de puissance sans modulation de charge. Des amplificateurs de puissance sans modulation de charge peuvent comprendre de multiples amplificateurs connectés en parallèle pour amplifier un signal qui a été divisé en branches de circuit parallèles. L'un des amplificateurs peut faire fonction d'amplificateur principal dans une première classe d'amplification et les amplificateurs restants peuvent faire fonction d'amplificateurs de correction dans une seconde classe d'amplification. L'amplificateur principal peut ne voir sensiblement aucune modulation de sa charge entre les états de marche à plein régime et de réduction complète de puissance de l'amplificateur de puissance. Les amplificateurs de puissance peuvent fonctionner dans des modes symétrique et asymétrique. Des améliorations de la largeur de bande et du rendement de drain par rapport à des amplificateurs Doherty classiques sont obtenues. D'autres améliorations peuvent être obtenues par combinaison de signaux provenant des amplificateurs avec des coupleurs hybrides.
EP18759225.8A 2017-08-14 2018-08-14 Architecture d'amplificateur de puissance à large bande, à haut rendement et sans modulation Active EP3669455B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1757679A FR3070100A1 (fr) 2017-08-14 2017-08-14 Architecture d'amplificateur de puissance sans modulation, a large bande et a haut rendement
PCT/US2018/046754 WO2019036499A1 (fr) 2017-08-14 2018-08-14 Architecture d'amplificateur de puissance à large bande, à haut rendement et sans modulation

Publications (2)

Publication Number Publication Date
EP3669455A1 true EP3669455A1 (fr) 2020-06-24
EP3669455B1 EP3669455B1 (fr) 2025-05-14

Family

ID=61187364

Family Applications (1)

Application Number Title Priority Date Filing Date
EP18759225.8A Active EP3669455B1 (fr) 2017-08-14 2018-08-14 Architecture d'amplificateur de puissance à large bande, à haut rendement et sans modulation

Country Status (5)

Country Link
US (2) US11190143B2 (fr)
EP (1) EP3669455B1 (fr)
CN (1) CN110999073B (fr)
FR (1) FR3070100A1 (fr)
WO (1) WO2019036499A1 (fr)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11233483B2 (en) 2017-02-02 2022-01-25 Macom Technology Solutions Holdings, Inc. 90-degree lumped and distributed Doherty impedance inverter
WO2018197918A1 (fr) 2017-04-24 2018-11-01 Macom Technology Solutions Holdings, Inc. Amplificateur de puissance doherty symétrique à efficacité améliorée
US11159125B2 (en) 2017-04-24 2021-10-26 Macom Technology Solutions Holdings, Inc. Inverted Doherty power amplifier with large RF fractional and instantaneous bandwidths
WO2018197919A1 (fr) 2017-04-24 2018-11-01 Macom Technology Solutions Holdings, Inc. Amplificateur de puissance doherty inversé à larges bandes passantes rf et instantanées
FR3070100A1 (fr) 2017-08-14 2019-02-15 Macom Technology Solutions Holdings, Inc. Architecture d'amplificateur de puissance sans modulation, a large bande et a haut rendement
US11283410B2 (en) * 2017-10-02 2022-03-22 Macom Technology Solutions Holdings, Inc. No-load-modulation, high-efficiency power amplifier
US11705869B2 (en) 2018-10-05 2023-07-18 Macom Technology Solutions Holdings, Inc. Low-load-modulation power amplifier
US11888448B2 (en) 2019-12-30 2024-01-30 Macom Technology Solutions Holdings, Inc. Low-load-modulation broadband amplifier
CN111510076B (zh) * 2020-05-18 2023-08-18 优镓科技(北京)有限公司 一种class-AB驱动的Doherty功率放大器、基站和移动终端
CN111641390B (zh) * 2020-06-15 2023-06-02 重庆邮电大学 基于T-PI型合路网络的高效率Doherty功率放大器及设计方法
US12028022B2 (en) 2020-12-10 2024-07-02 Macom Technology Solutions Holdings, Inc. Hybrid power amplifier with GaN-on-Si and GaN-on-SiC circuits
US12237814B2 (en) * 2021-02-08 2025-02-25 University Of Central Florida Research Foundation, Inc. Load-modulated balanced amplifiers
US12206363B2 (en) 2021-05-26 2025-01-21 Skyworks Solutions, Inc. Load modulated power amplifiers
US20230198470A1 (en) * 2021-12-20 2023-06-22 Stefano Pellerano Power amplifier with linearization
CN119232089A (zh) * 2023-06-30 2024-12-31 中兴通讯股份有限公司 一种宽带放大电路及基站
CN120474498A (zh) * 2024-02-04 2025-08-12 荣耀终端股份有限公司 一种降低信号峰均比的数字功率放大器、相关方法及装置

Family Cites Families (119)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4375054A (en) 1981-02-04 1983-02-22 Rockwell International Corporation Suspended substrate-3 dB microwave quadrature coupler
FR2738636B1 (fr) 1995-09-08 1997-11-28 Framatome Sa Dispositif de controle non destructif par ultrasons d'une piece de forme allongee comportant un transducteur d'ultrasons et un miroir, et ses utilisations
US6085074A (en) 1997-02-28 2000-07-04 Motorola, Inc. Apparatus and method for amplifying an amplitude-varying signal
US6262629B1 (en) 1999-07-06 2001-07-17 Motorola, Inc. High efficiency power amplifier having reduced output matching networks for use in portable devices
SE516847C2 (sv) 2000-07-07 2002-03-12 Ericsson Telefon Ab L M Sammansatt förstärkare samt sändare som innefattar en sådan förstärkare
US6649287B2 (en) 2000-12-14 2003-11-18 Nitronex Corporation Gallium nitride materials and methods
US6700444B2 (en) 2002-01-28 2004-03-02 Cree Microwave, Inc. N-way RF power amplifier with increased backoff power and power added efficiency
US6791417B2 (en) 2002-01-28 2004-09-14 Cree Microwave, Inc. N-way RF power amplifier circuit with increased back-off capability and power added efficiency using selected phase lengths and output impedances
KR100553252B1 (ko) 2002-02-01 2006-02-20 아바고테크놀로지스코리아 주식회사 휴대용 단말기의 전력 증폭 장치
CN100477494C (zh) 2002-08-19 2009-04-08 Nxp股份有限公司 大功率多赫蒂放大器
GB2412515B (en) 2004-03-13 2007-08-08 Filtronic Plc A doherty amplifier
US7227424B2 (en) 2004-03-22 2007-06-05 Mobius Microsystems, Inc. Transconductance and current modulation for resonant frequency control and selection
CN1770622B (zh) 2004-11-05 2012-04-04 株式会社日立国际电气 放大器
US7847630B2 (en) 2004-11-05 2010-12-07 Hitachi Kokusai Electric Inc. Amplifier
KR20060077818A (ko) 2004-12-31 2006-07-05 학교법인 포항공과대학교 비대칭 전력 구동을 이용한 전력 증폭 장치
US7193473B2 (en) 2005-03-24 2007-03-20 Cree, Inc. High power Doherty amplifier using multi-stage modules
US7218175B1 (en) * 2005-04-11 2007-05-15 Sirenza Microdevices, Inc. Dynamic feedback linearization
US7414478B2 (en) 2006-03-31 2008-08-19 Intel Corporation Integrated parallel power amplifier
KR100749870B1 (ko) 2006-06-07 2007-08-17 (주) 와이팜 도허티 전력 증폭 장치
JP4486620B2 (ja) 2006-06-23 2010-06-23 株式会社エヌ・ティ・ティ・ドコモ マルチバンドドハティ増幅器
US7541866B2 (en) 2006-09-29 2009-06-02 Nortel Networks Limited Enhanced doherty amplifier with asymmetrical semiconductors
TWI346449B (en) 2007-08-16 2011-08-01 Ind Tech Res Inst Power amplifier circuit for multi-frequencies and multi-modes and method for operating the same
US8228123B2 (en) 2007-08-29 2012-07-24 Nxp B.V. Integrated Doherty amplifier
KR100905202B1 (ko) 2007-09-03 2009-06-26 성균관대학교산학협력단 도허티 증폭기
JP5001435B2 (ja) * 2007-12-21 2012-08-15 エヌエックスピー ビー ヴィ 出力回路網を最小にした３ウェイドハティ増幅器
JP5642077B2 (ja) 2009-08-27 2014-12-17 株式会社東芝 ドハティアンプシステム及びこれを用いた送信機
KR101411185B1 (ko) 2009-09-28 2014-06-23 닛본 덴끼 가부시끼가이샤 도허티 증폭기
JP5705122B2 (ja) 2009-10-23 2015-04-22 日本碍子株式会社 ドハティ増幅器用合成器
KR101097605B1 (ko) 2009-11-04 2011-12-22 알.에프 에이치아이씨 주식회사 도허티 증폭기
KR101709347B1 (ko) 2009-12-16 2017-03-09 삼성전자주식회사 결합셀 도허티 전력 증폭 장치 및 방법
CN102137518B (zh) 2010-01-25 2013-04-17 华为技术有限公司 Doherty功放和多频段信号参数调整装置
US20110193624A1 (en) 2010-02-08 2011-08-11 Harris Corporation Tunable impedance inverter for doherty amplifier circuit
JP5483581B2 (ja) 2010-07-20 2014-05-07 住友電工デバイス・イノベーション株式会社 ドハティ増幅器および半導体装置
JP2012029239A (ja) 2010-07-27 2012-02-09 Sumitomo Electric Device Innovations Inc ドハティ増幅器
US8576010B2 (en) 2010-10-19 2013-11-05 Samsung Electronics Co., Ltd. Apparatus and method for a switched capacitor architecture for multi-band doherty power amplifiers
US8611834B2 (en) 2010-11-01 2013-12-17 Cree, Inc. Matching network for transmission circuitry
EP2458730B8 (fr) 2010-11-29 2015-08-05 Nxp B.V. Amplificateur radiofréquence
KR101145666B1 (ko) 2011-02-24 2012-05-25 포항공과대학교 산학협력단 고주파용 3-스테이지 질화 갈륨계 고전자 이동도 트랜지스터(ＧａＮ ＨＥＭＴ) 도허티 전력증폭기
US9083284B2 (en) 2011-03-07 2015-07-14 Intel Corporation Wide-band multi stage Doherty power amplifier
US8749306B2 (en) 2011-03-16 2014-06-10 Cree, Inc. Enhanced Doherty amplifier
JP2012222624A (ja) * 2011-04-08 2012-11-12 Toshiba Corp 電力増幅器および増幅制御方法
CN102185563B (zh) 2011-04-29 2016-03-02 中兴通讯股份有限公司 一种Doherty功放装置
CN102170269A (zh) 2011-04-29 2011-08-31 中兴通讯股份有限公司 功率放大装置及功放电路
US8339201B1 (en) 2011-06-17 2012-12-25 Infineon Technologies Ag Wideband doherty amplifier circuit having a constant impedance combiner
EP2721732A1 (fr) 2011-06-20 2014-04-23 Telefonaktiebolaget LM Ericsson (PUBL) Amplificateur de puissance basé sur un amplificateur de puissance doherty
US9209511B2 (en) 2011-10-14 2015-12-08 Anaren, Inc. Doherty power amplifier network
US9742365B1 (en) 2011-12-15 2017-08-22 Kenneth Sean Ozard Doherty amplifier
US9071211B1 (en) 2011-12-15 2015-06-30 Anadigics, Inc. Compact doherty combiner
US9813036B2 (en) 2011-12-16 2017-11-07 Qorvo Us, Inc. Dynamic loadline power amplifier with baseband linearization
CN102545788A (zh) * 2011-12-29 2012-07-04 武汉正维电子技术有限公司 一种多路非对称Doherty放大器
WO2014019071A1 (fr) * 2012-07-31 2014-02-06 Fadhel Ghannouchi Émetteur numérique doherty avec largeur de bande étendue
EP2698918A1 (fr) 2012-08-14 2014-02-19 Nxp B.V. Circuit amplificateur
US9270234B2 (en) * 2012-08-24 2016-02-23 City University Of Hong Kong System and method for operating a power amplifier and a load modulation network
US8779856B2 (en) * 2012-10-31 2014-07-15 Infineon Technologies Ag Doherty amplifier circuit with phase-controlled load modulation
US9088320B2 (en) 2012-11-29 2015-07-21 Mstar Semiconductor, Inc. Transmitter with pre-distortion module, a method thereof
EP2806557B1 (fr) 2013-05-23 2017-03-08 Ampleon Netherlands B.V. Amplificateur de Doherty
EP2819304B1 (fr) 2013-06-26 2018-12-19 Ampleon Netherlands B.V. Amplificateur de type Doherty
US9407214B2 (en) 2013-06-28 2016-08-02 Cree, Inc. MMIC power amplifier
EP3046254B1 (fr) 2013-09-12 2019-10-23 Nec Corporation Amplificateur de puissance et appareil de transmission
CN103457541B (zh) 2013-09-12 2016-09-28 电子科技大学 一种拓宽Doherty功率放大器带宽的方法及用该方法改进的Doherty功率放大器
US9948243B2 (en) 2013-09-30 2018-04-17 Qorvo Us, Inc. Reconfigurable load modulation amplifier
US9112458B2 (en) 2013-10-01 2015-08-18 Telefonaktiebolaget L M Ericsson (Publ) Wideband Doherty amplifier
DE102013220160A1 (de) 2013-10-05 2015-04-09 Rwth Aachen Sequentieller breitbandiger Doherty Leistungsverstärker mit einstellbarem Ausgangsleitungs-Back-Off
EP2869463B1 (fr) 2013-10-31 2016-01-06 Samba Holdco Netherlands B.V. Structure d'amplificateur Doherty
EP2876810B1 (fr) * 2013-11-22 2016-04-13 Samba Holdco Netherlands B.V. Amplificateur de Doherty
US9209754B2 (en) 2013-12-03 2015-12-08 Freescale Semiconductor, Inc. Amplifier with adjustable load
US9252722B2 (en) 2013-12-20 2016-02-02 Telefonaktiebolaget L M Ericsson (Publ) Enhanced and versatile N-way doherty power amplifier
US10352163B2 (en) 2014-01-31 2019-07-16 Leroy G. Hagenbuch Cutter assembly with freewheeling cutting elements
CN105637759A (zh) 2014-02-26 2016-06-01 华为技术有限公司 一种功率放大的方法及功率放大器
WO2015176077A2 (fr) 2014-05-13 2015-11-19 Skyworks Solutions, Inc. Systèmes et procédés liés à des amplificateurs de puissance à large bande linéaires et efficaces
JP6218120B2 (ja) 2014-07-10 2017-10-25 株式会社村田製作所 電力増幅器
US9685918B2 (en) * 2014-08-04 2017-06-20 Skyworks Solutions, Inc. Voltage mode power combiner for radio frequency linear power amplifier
US9800207B2 (en) 2014-08-13 2017-10-24 Skyworks Solutions, Inc. Doherty power amplifier combiner with tunable impedance termination circuit
US10116266B2 (en) 2015-01-09 2018-10-30 Kabushiki Kaisha Toshiba Doherty amplifier
EP3054589B1 (fr) 2015-02-04 2018-07-04 Ampleon Netherlands B.V. Amplificateur de Doherty
US9748902B2 (en) 2015-05-15 2017-08-29 Nxp Usa, Inc. Phase correction in a Doherty power amplifier
CN106357222A (zh) 2015-07-14 2017-01-25 中兴通讯股份有限公司 Doherty功放电路
EP3121960B1 (fr) 2015-07-22 2019-10-23 Ampleon Netherlands B.V. Ensemble amplificateur
EP3133735B1 (fr) 2015-08-21 2020-06-17 NXP USA, Inc. Module d'amplificateur rf et leurs procédés de fabrication
TWI573388B (zh) * 2015-09-09 2017-03-01 財團法人國家實驗研究院 具有後置失真線性器之射頻功率放大器
US9787254B2 (en) 2015-09-23 2017-10-10 Nxp Usa, Inc. Encapsulated semiconductor device package with heatsink opening, and methods of manufacture thereof
DE102015121432A1 (de) 2015-12-09 2017-06-14 Sick Ag Vorrichtung zur kontaktlosen Übertragung von Daten und zur Ermittlung einer Winkeländerung zwischen zwei sich relativ zueinander bewegenden Gegenständen
US9621115B1 (en) 2015-12-11 2017-04-11 Nxp Usa, Inc. Amplifier devices with in-package transmission line combiner
US10749478B2 (en) 2016-05-03 2020-08-18 Telefonaktiebolaget Lm Ericsson (Publ) Amplifier arrangement
US9774301B1 (en) 2016-05-17 2017-09-26 Nxp Usa, Inc. Multiple-path RF amplifiers with angularly offset signal path directions, and methods of manufacture thereof
US9673766B1 (en) 2016-05-18 2017-06-06 Nxp Usa, Inc. Class F amplifiers using resonant circuits in an output matching network
US9667199B1 (en) 2016-06-09 2017-05-30 Nxp Usa, Inc. Doherty amplifiers with minimum phase output networks
US10103690B2 (en) 2016-07-25 2018-10-16 Integrated Device Technology, Inc. Phase, amplitude and gate-bias optimizer for Doherty amplifier
US10097138B2 (en) 2016-07-26 2018-10-09 Nxp Usa, Inc. Doherty input power splitter and linearization method
US10284146B2 (en) 2016-12-01 2019-05-07 Nxp Usa, Inc. Amplifier die with elongated side pads, and amplifier modules that incorporate such amplifier die
US10284147B2 (en) 2016-12-15 2019-05-07 Nxp Usa, Inc. Doherty amplifiers and amplifier modules with shunt inductance circuits that affect transmission line length between carrier and peaking amplifier outputs
WO2018119384A1 (fr) 2016-12-23 2018-06-28 Macom Technology Solutions Holdings, Inc. Amplificateur de puissance à configuration en étoile à n voies avec inverseurs d'impédance d'amplificateur de crête
US10211785B2 (en) 2016-12-29 2019-02-19 Nxp Usa, Inc. Doherty amplifiers with passive phase compensation circuits
US9966903B1 (en) 2016-12-30 2018-05-08 Nxp Usa, Inc. Doherty architecture for wideband power amplifier design
US11233483B2 (en) 2017-02-02 2022-01-25 Macom Technology Solutions Holdings, Inc. 90-degree lumped and distributed Doherty impedance inverter
EP3577758B1 (fr) 2017-02-02 2024-04-03 MACOM Technology Solutions Holdings, Inc. Inverseur d'impédance de doherty groupé et réparti à 90 degrés
EP3577757B1 (fr) 2017-02-02 2024-12-18 MACOM Technology Solutions Holdings, Inc. Inverseur d'impédance doherty réparti et localisé à 90 degrés
WO2018142176A1 (fr) 2017-02-02 2018-08-09 Macom Technology Solutions Holdings, Inc. Procédés pour combiner des signaux d'amplificateur de doherty à l'aide d'inverseurs d'impédance groupés et répartis à 90 degrés
US10886382B2 (en) 2017-02-15 2021-01-05 Skyworks Solutions, Inc. Cascode amplifier optimization
US10069462B1 (en) 2017-02-27 2018-09-04 Nxp Usa, Inc. Multiple-stage RF amplifier devices
US10432147B2 (en) 2017-03-01 2019-10-01 Sumitomo Electric Device Innovations, Inc. Inverted three-stage Doherty amplifier
WO2018197918A1 (fr) 2017-04-24 2018-11-01 Macom Technology Solutions Holdings, Inc. Amplificateur de puissance doherty symétrique à efficacité améliorée
US11159125B2 (en) 2017-04-24 2021-10-26 Macom Technology Solutions Holdings, Inc. Inverted Doherty power amplifier with large RF fractional and instantaneous bandwidths
WO2018197919A1 (fr) 2017-04-24 2018-11-01 Macom Technology Solutions Holdings, Inc. Amplificateur de puissance doherty inversé à larges bandes passantes rf et instantanées
EP3432354B1 (fr) 2017-07-19 2022-01-19 Ampleon Netherlands B.V. Composant électrique, dispositif et emballage
CN109327191B (zh) 2017-07-31 2023-10-24 安普林荷兰有限公司 四路多尔蒂放大器及移动通信基站
FR3070100A1 (fr) * 2017-08-14 2019-02-15 Macom Technology Solutions Holdings, Inc. Architecture d'amplificateur de puissance sans modulation, a large bande et a haut rendement
US11283410B2 (en) 2017-10-02 2022-03-22 Macom Technology Solutions Holdings, Inc. No-load-modulation, high-efficiency power amplifier
WO2019071563A1 (fr) 2017-10-13 2019-04-18 Telefonaktiebolaget Lm Ericsson (Publ) Amplificateur de puissance de doherty et dispositif
US10629552B2 (en) 2018-04-30 2020-04-21 Nxp Usa, Inc. Amplifiers and amplifier modules with ground plane height variation structures
US11705869B2 (en) 2018-10-05 2023-07-18 Macom Technology Solutions Holdings, Inc. Low-load-modulation power amplifier
US11018629B2 (en) 2019-06-24 2021-05-25 Nxp Usa, Inc. Integrated multiple-path power amplifier
US11011813B2 (en) 2019-07-12 2021-05-18 Nxp B.V. Power amplifier with shielded transmission lines
EP3836210B1 (fr) 2019-12-10 2025-06-18 NXP USA, Inc. Amplificateur de puissance intégré à voies multiples
US11128269B2 (en) 2019-12-18 2021-09-21 Nxp Usa, Inc. Multiple-stage power amplifiers and devices with low-voltage driver stages
US11888448B2 (en) 2019-12-30 2024-01-30 Macom Technology Solutions Holdings, Inc. Low-load-modulation broadband amplifier
US11515847B2 (en) 2020-09-16 2022-11-29 Nxp Usa, Inc. Power amplifiers and unmatched power amplifier devices with low baseband impedance terminations
US11515842B2 (en) 2020-10-15 2022-11-29 Nxp Usa, Inc. Doherty power amplifiers and devices with low voltage driver stage in carrier-path and high voltage driver stage in peaking-path
US12224713B2 (en) 2021-06-28 2025-02-11 Nxp Usa, Inc. Multiple-stage Doherty power amplifiers implemented with multiple semiconductor technologies

Also Published As

Publication number Publication date
FR3070100A1 (fr) 2019-02-15
US20200212847A1 (en) 2020-07-02
US12136901B2 (en) 2024-11-05
US11190143B2 (en) 2021-11-30
CN110999073A (zh) 2020-04-10
EP3669455B1 (fr) 2025-05-14
WO2019036499A1 (fr) 2019-02-21
CN110999073B (zh) 2023-12-29
US20220060151A1 (en) 2022-02-24

Similar Documents

Publication Publication Date Title
US12136901B2 (en) Broadband, high-efficiency, non-modulating power amplifier architecture
US11705869B2 (en) Low-load-modulation power amplifier
US11716058B2 (en) No-load-modulation, high-efficiency power amplifier
US11843352B2 (en) Inverted Doherty power amplifier with large RF and instantaneous bandwidths
US11888448B2 (en) Low-load-modulation broadband amplifier
US11990871B2 (en) Inverted Doherty power amplifier with large RF fractional and instantaneous bandwidths
US10523158B2 (en) Load modulation amplifier
Zhou et al. Design of Ka-band Doherty power amplifier using 0.15 μmd GaN on SiC process based on novel complex load modulation
Fukunaga et al. X-band 100 W-class broadband high power amplifier using high power density GaN-HEMTs
Tandogan et al. Design considerations for a driver power amplifier with the supply modulation concept
EP4167480B1 (fr) Amplificateur de puissance dynamique avec signal de forçage externe

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: UNKNOWN

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20200131

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20211027

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230530

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20250114

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602018081925

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20250514

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250915

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20250827

Year of fee payment: 8

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250814

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250815

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1795684

Country of ref document: AT

Kind code of ref document: T

Effective date: 20250514

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20250825

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250814

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250914

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602018081925

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

REG Reference to a national code

Ref country code: CH

Ref legal event code: H13

Free format text: ST27 STATUS EVENT CODE: U-0-0-H10-H13 (AS PROVIDED BY THE NATIONAL OFFICE)

Effective date: 20260324

REG Reference to a national code

Ref country code: CH

Ref legal event code: L10

Free format text: ST27 STATUS EVENT CODE: U-0-0-L10-L00 (AS PROVIDED BY THE NATIONAL OFFICE)

Effective date: 20260325

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250514

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20250814

26N No opposition filed

Effective date: 20260217

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20250831