EP3872995A4 - DEVICE AND METHOD FOR METASTATABLE STATE DETECTION AND CAN CIRCUIT - Google Patents
DEVICE AND METHOD FOR METASTATABLE STATE DETECTION AND CAN CIRCUIT Download PDFInfo
- Publication number
- EP3872995A4 EP3872995A4 EP20859675.9A EP20859675A EP3872995A4 EP 3872995 A4 EP3872995 A4 EP 3872995A4 EP 20859675 A EP20859675 A EP 20859675A EP 3872995 A4 EP3872995 A4 EP 3872995A4
- Authority
- EP
- European Patent Office
- Prior art keywords
- metastatable
- circuit
- state detection
- detection
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
- H03M1/0863—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of switching transients, e.g. glitches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1071—Measuring or testing
- H03M1/1076—Detection or location of converter hardware failure, e.g. power supply failure, open or short circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1009—Calibration
- H03M1/1014—Calibration at one point of the transfer characteristic, i.e. by adjusting a single reference value, e.g. bias or gain error
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
- H03M1/46—Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter
- H03M1/462—Details of the control circuitry, e.g. of the successive approximation register
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Pulse Circuits (AREA)
- Manipulation Of Pulses (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911366573.5A CN111262583B (en) | 2019-12-26 | 2019-12-26 | Metastable state detection device and method and ADC circuit |
| PCT/CN2020/089478 WO2021128701A1 (en) | 2019-12-26 | 2020-05-09 | Metastable state detection device and method, and adc circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| EP3872995A1 EP3872995A1 (en) | 2021-09-01 |
| EP3872995A4 true EP3872995A4 (en) | 2022-08-31 |
Family
ID=70948521
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP20859675.9A Pending EP3872995A4 (en) | 2019-12-26 | 2020-05-09 | DEVICE AND METHOD FOR METASTATABLE STATE DETECTION AND CAN CIRCUIT |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US11451236B2 (en) |
| EP (1) | EP3872995A4 (en) |
| JP (1) | JP7214855B2 (en) |
| CN (1) | CN111262583B (en) |
| WO (1) | WO2021128701A1 (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112332834B (en) * | 2021-01-04 | 2021-04-13 | 南京芯视界微电子科技有限公司 | Correction method and device for avoiding metastable state of time-to-digital converter of laser radar |
| CN121091960A (en) * | 2024-06-06 | 2025-12-09 | 普源精电科技股份有限公司 | Clock synchronization system |
| CN118590067B (en) * | 2024-08-08 | 2024-11-08 | 合肥健天电子有限公司 | Analog-to-digital interface sampling circuit and sampling method |
| CN119603107B (en) * | 2025-01-24 | 2025-04-18 | 四川天邑康和通信股份有限公司 | Downsampling method and device of low-voltage differential signal, electronic equipment and storage medium |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5122694A (en) * | 1990-12-26 | 1992-06-16 | Tektronix, Inc. | Method and electrical circuit for eliminating time jitter caused by metastable conditions in asynchronous logic circuits |
Family Cites Families (37)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6265904B1 (en) * | 1998-10-02 | 2001-07-24 | Vlsi Technology Inc. | Digital phase shift amplification and detection system and method |
| JP2002107381A (en) * | 2000-10-02 | 2002-04-10 | Teratekku:Kk | Coherent sampling method and apparatus |
| US7430141B2 (en) * | 2004-11-16 | 2008-09-30 | Texas Instruments Incorporated | Method and apparatus for memory data deskewing |
| KR100886354B1 (en) * | 2007-05-17 | 2009-03-03 | 삼성전자주식회사 | Communication system and communication method using multi-phase clock signal |
| US8471754B2 (en) * | 2008-08-01 | 2013-06-25 | Advantest Corporation | Time measurement circuit |
| CN101860353B (en) * | 2010-06-17 | 2012-02-29 | 广州市广晟微电子有限公司 | Clock circuit control device in digital-analog mixed chip and method thereof |
| JP2012244521A (en) * | 2011-05-23 | 2012-12-10 | Keio Gijuku | Comparator and ad converter |
| ITTO20110485A1 (en) * | 2011-06-03 | 2012-12-04 | Torino Politecnico | METHOD AND CIRCUIT FOR SOLVING METASTABILITY CONDITIONS AND RECOVERING SIGNAL ERRORS IN DIGITALINTEGRATED CIRCUITS |
| CN103095289B (en) * | 2011-11-08 | 2015-03-04 | 澜起科技(上海)有限公司 | Signal delay control circuit |
| TWI448081B (en) * | 2012-01-20 | 2014-08-01 | Nat Univ Chung Cheng | All-digital clock correction circuit and method thereof |
| US9020084B2 (en) * | 2013-01-31 | 2015-04-28 | Qualcomm Incorporated | High frequency synchronizer |
| US8872691B1 (en) * | 2013-05-03 | 2014-10-28 | Keysight Technologies, Inc. | Metastability detection and correction in analog to digital converter |
| US8957802B1 (en) * | 2013-09-13 | 2015-02-17 | Cadence Design Systems, Inc. | Metastability error detection and correction system and method for successive approximation analog-to-digital converters |
| CN103746698B (en) * | 2014-01-28 | 2017-02-01 | 华为技术有限公司 | Analog-digital converter |
| PL223881B1 (en) * | 2014-02-07 | 2016-11-30 | Politechnika Warszawska | System of physical unclonable function |
| CN104320138A (en) * | 2014-08-29 | 2015-01-28 | 成都锐成芯微科技有限责任公司 | Metastable state elimination circuit and method for fully-asynchronous SAR (Synthetic Aperture Radar) ADC (Analog to Digital Converter) |
| KR20170005330A (en) * | 2015-07-03 | 2017-01-12 | 에스케이하이닉스 주식회사 | Clock Generation Circuit and Method, Semiconductor Apparatus and Electronic System Using the Same |
| CN105159374B (en) * | 2015-08-31 | 2016-09-21 | 东南大学 | On-line monitoring unit and monitoring window self-adaption regulation system towards super wide voltage |
| CN105187053B (en) * | 2015-09-07 | 2017-12-22 | 电子科技大学 | A kind of metastable state and eliminate circuit for TDC |
| US10038450B1 (en) * | 2015-12-10 | 2018-07-31 | Xilinx, Inc. | Circuits for and methods of transmitting data in an integrated circuit |
| CN106537786B (en) * | 2016-05-05 | 2019-03-19 | 香港应用科技研究院有限公司 | Asynchronous successive approximation register analog-to-digital converter (SAR ADC) in synchronous systems |
| US9899992B1 (en) * | 2016-08-17 | 2018-02-20 | Advanced Micro Devices, Inc. | Low power adaptive synchronizer |
| US9634680B1 (en) * | 2016-10-24 | 2017-04-25 | Keysight Technologies, Inc. | Large-error detection and correction of digital sample sequence from analog-to-digital converter |
| US10175655B2 (en) * | 2017-03-17 | 2019-01-08 | Intel Corporation | Time-to-digital converter |
| WO2019117803A1 (en) * | 2017-12-14 | 2019-06-20 | Huawei International Pte. Ltd. | Time-to-digital converter |
| CN110311659B (en) * | 2018-03-27 | 2021-02-12 | 华为技术有限公司 | Trigger and integrated circuit |
| CN110504968B (en) * | 2018-05-17 | 2023-03-24 | 四川锦江电子医疗器械科技股份有限公司 | Double-asynchronous signal sampling counting device and method |
| CN109032498B (en) * | 2018-07-25 | 2021-03-30 | 电子科技大学 | Waveform quantization synchronization method of multi-FPGA multi-channel acquisition system |
| CN109150182B (en) * | 2018-08-28 | 2021-10-26 | 电子科技大学 | Metastable state detection circuit suitable for comparator |
| CN110912539B (en) * | 2018-09-14 | 2025-02-21 | 恩智浦美国有限公司 | Clock generator and method for generating clock signal |
| US10928447B2 (en) * | 2018-10-31 | 2021-02-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Built-in self test circuit for measuring phase noise of a phase locked loop |
| CN109995359B (en) * | 2019-04-10 | 2023-03-28 | 侯凤妹 | Metastable state observation system and method for edge trigger |
| CN110401443B (en) * | 2019-06-25 | 2023-03-31 | 中国科学院上海微系统与信息技术研究所 | Metastable state detection elimination circuit of synchronous clock ADC circuit |
| CN110401444B (en) * | 2019-06-25 | 2023-04-07 | 中国科学院上海微系统与信息技术研究所 | Metastable state detection elimination circuit of asynchronous clock ADC circuit |
| TWI716975B (en) * | 2019-08-21 | 2021-01-21 | 智原科技股份有限公司 | Time detection circuit and time detection method thereof |
| US10999050B1 (en) * | 2020-05-04 | 2021-05-04 | Stmicroelectronics International N.V. | Methods and apparatus for data synchronization in systems having multiple clock and reset domains |
| US10848140B1 (en) * | 2020-07-20 | 2020-11-24 | Nxp Usa, Inc. | Method and system for detecting clock failure |
-
2019
- 2019-12-26 CN CN201911366573.5A patent/CN111262583B/en active Active
-
2020
- 2020-05-09 JP JP2021518702A patent/JP7214855B2/en active Active
- 2020-05-09 EP EP20859675.9A patent/EP3872995A4/en active Pending
- 2020-05-09 US US17/276,027 patent/US11451236B2/en active Active
- 2020-05-09 WO PCT/CN2020/089478 patent/WO2021128701A1/en not_active Ceased
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5122694A (en) * | 1990-12-26 | 1992-06-16 | Tektronix, Inc. | Method and electrical circuit for eliminating time jitter caused by metastable conditions in asynchronous logic circuits |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2022517895A (en) | 2022-03-11 |
| CN111262583B (en) | 2021-01-29 |
| EP3872995A1 (en) | 2021-09-01 |
| CN111262583A (en) | 2020-06-09 |
| JP7214855B2 (en) | 2023-01-30 |
| US11451236B2 (en) | 2022-09-20 |
| WO2021128701A1 (en) | 2021-07-01 |
| US20220109450A1 (en) | 2022-04-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3995978A4 (en) | FAULT DETECTION DEVICE AND FAULT DETECTION METHOD | |
| EP4043917A4 (en) | DETECTION METHOD AND DEVICE | |
| EP3917055A4 (en) | STATE CONFIGURATION METHOD AND DEVICE | |
| EP3910627A4 (en) | KEYWORD DETECTION METHOD AND ASSOCIATED DEVICE | |
| EP3796196A4 (en) | FAULT DETECTION DEVICE AND FAULT DETECTION METHOD | |
| EP3964934A4 (en) | SCREEN DIVISION METHOD AND ELECTRONIC DEVICE | |
| EP4262044A4 (en) | DETECTION DEVICE AND DETECTION METHOD | |
| EP4047549A4 (en) | IMAGE DETECTION METHOD AND DEVICE, AND ELECTRONIC DEVICE | |
| EP4068648A4 (en) | INDICATING METHOD AND DEVICE | |
| EP3879370A4 (en) | ANOMALY DETECTION DEVICE AND ANOMALY DETECTION METHOD | |
| EP3570605A4 (en) | METHOD AND DEVICE FOR DETERMINING RRC STATUS | |
| EP4086840A4 (en) | VIDEO DENOIZING METHOD AND ELECTRONIC DEVICE | |
| EP3760398A4 (en) | ANOMALY DETECTION DEVICE AND ANOMALY DETECTION METHOD | |
| EP3951845A4 (en) | INSPECTION DEVICE AND INSPECTION METHOD | |
| EP3872995A4 (en) | DEVICE AND METHOD FOR METASTATABLE STATE DETECTION AND CAN CIRCUIT | |
| EP3559861A4 (en) | ELECTRONIC DEVICE AND METHOD FOR DETECTING DIGITAL IMPRESSIONS | |
| EP3978906A4 (en) | DETECTION METHOD AND DETECTION DEVICE FOR TRACE GAS | |
| EP3826203A4 (en) | SIGNAL DETECTION DEVICE AND METHOD | |
| EP3805735A4 (en) | FAULT DETECTION METHOD AND DEVICE | |
| EP3805728A4 (en) | ANOMALY DETECTION DEVICE AND ANOMALY DETECTION METHOD | |
| EP3744254A4 (en) | STRESS STATE DETECTION METHOD AND STRESS DETECTION DEVICE | |
| EP3816829A4 (en) | DETECTION DEVICE AND DETECTION METHOD | |
| EP3859360A4 (en) | SEMICONDUCTOR DEVICE INSPECTION METHOD AND DEVICE | |
| EP3944193A4 (en) | CALIBRATION DEVICE AND CALIBRATION METHOD | |
| EP4057761A4 (en) | SEQUENCE DETECTION METHOD AND DEVICE |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: UNKNOWN |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
| 17P | Request for examination filed |
Effective date: 20210312 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R079 Free format text: PREVIOUS MAIN CLASS: H03M0001100000 Ipc: H03M0001080000 |
|
| A4 | Supplementary search report drawn up and despatched |
Effective date: 20220803 |
|
| RIC1 | Information provided on ipc code assigned before grant |
Ipc: H03M 1/12 20060101ALI20220728BHEP Ipc: H03M 1/08 20060101AFI20220728BHEP |
|
| DAV | Request for validation of the european patent (deleted) | ||
| DAX | Request for extension of the european patent (deleted) | ||
| P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230530 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
| 17Q | First examination report despatched |
Effective date: 20240527 |
|
| GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
| INTG | Intention to grant announced |
Effective date: 20260130 |