EP3966698A4 - Architektur einer speicherverarbeitungseinheit - Google Patents

Architektur einer speicherverarbeitungseinheit Download PDF

Info

Publication number
EP3966698A4
EP3966698A4 EP20803010.6A EP20803010A EP3966698A4 EP 3966698 A4 EP3966698 A4 EP 3966698A4 EP 20803010 A EP20803010 A EP 20803010A EP 3966698 A4 EP3966698 A4 EP 3966698A4
Authority
EP
European Patent Office
Prior art keywords
processing unit
memory processing
unit architecture
architecture
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP20803010.6A
Other languages
English (en)
French (fr)
Other versions
EP3966698A1 (de
Inventor
Mohammed ZIDAN
Jacob BOTIMER
Chester Liu
Fan-hsuan MENG
Timothy WESLEY
Zhengya Zhang
Wei Lu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Memryx Inc
Original Assignee
Memryx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US16/841,544 external-priority patent/US11488650B2/en
Application filed by Memryx Inc filed Critical Memryx Inc
Publication of EP3966698A1 publication Critical patent/EP3966698A1/de
Publication of EP3966698A4 publication Critical patent/EP3966698A4/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0207—Addressing or allocation; Relocation with multidimensional access, e.g. row/column, matrix
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0607—Interleaved addressing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0684—Configuration or reconfiguration with feedback, e.g. presence or absence of unit detected by addressing, overflow detection
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G06F2212/1024—Latency reduction
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Biophysics (AREA)
  • Biomedical Technology (AREA)
  • Health & Medical Sciences (AREA)
  • Mathematical Physics (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Data Mining & Analysis (AREA)
  • General Health & Medical Sciences (AREA)
  • Molecular Biology (AREA)
  • Computing Systems (AREA)
  • Evolutionary Computation (AREA)
  • Neurology (AREA)
  • Computational Linguistics (AREA)
  • Software Systems (AREA)
  • Artificial Intelligence (AREA)
  • Computer Hardware Design (AREA)
  • Image Processing (AREA)
EP20803010.6A 2019-05-07 2020-04-23 Architektur einer speicherverarbeitungseinheit Withdrawn EP3966698A4 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201962844644P 2019-05-07 2019-05-07
US16/841,544 US11488650B2 (en) 2020-04-06 2020-04-06 Memory processing unit architecture
PCT/US2020/029413 WO2020226903A1 (en) 2019-05-07 2020-04-23 Memory processing unit architecture

Publications (2)

Publication Number Publication Date
EP3966698A1 EP3966698A1 (de) 2022-03-16
EP3966698A4 true EP3966698A4 (de) 2023-01-18

Family

ID=73050861

Family Applications (1)

Application Number Title Priority Date Filing Date
EP20803010.6A Withdrawn EP3966698A4 (de) 2019-05-07 2020-04-23 Architektur einer speicherverarbeitungseinheit

Country Status (3)

Country Link
EP (1) EP3966698A4 (de)
CN (1) CN114072778A (de)
WO (1) WO2020226903A1 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115668121A (zh) * 2020-08-31 2023-01-31 麦姆瑞克斯公司 存储器处理单元架构和配置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100332775A1 (en) * 2009-06-29 2010-12-30 Sun Microsystems, Inc. Hybrid interleaving in memory modules
US20120131288A1 (en) * 2006-06-21 2012-05-24 Element Cxi, Llc Reconfigurable Integrated Circuit Architecture With On-Chip Configuration and Reconfiguration
WO2019025864A2 (en) * 2017-07-30 2019-02-07 Sity Elad ARCHITECTURE OF DISTRIBUTED PROCESSORS BASED ON MEMORIES

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4941088A (en) * 1985-02-05 1990-07-10 Digital Equipment Corporation Split bus multiprocessing system with data transfer between main memory and caches using interleaving of sub-operations on sub-busses
AU2003256468A1 (en) * 2002-07-09 2004-01-23 Globespanvirata Incorporated Method and system for improving access latency of multiple bank devices
US8806103B2 (en) * 2004-04-28 2014-08-12 Hewlett-Packard Development Company, L.P. System and method for interleaving memory
KR20100100395A (ko) * 2009-03-06 2010-09-15 삼성전자주식회사 복수의 프로세서를 포함하는 메모리 시스템
EP2588952A4 (de) * 2010-06-29 2017-10-04 Exxonmobil Upstream Research Company Verfahren und system für parallele simulationsmodelle
US10417555B2 (en) * 2015-05-29 2019-09-17 Samsung Electronics Co., Ltd. Data-optimized neural network traversal
US10175980B2 (en) * 2016-10-27 2019-01-08 Google Llc Neural network compute tile
US10616067B2 (en) * 2017-06-27 2020-04-07 Amazon Technologies, Inc. Model and filter deployment across IoT networks

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120131288A1 (en) * 2006-06-21 2012-05-24 Element Cxi, Llc Reconfigurable Integrated Circuit Architecture With On-Chip Configuration and Reconfiguration
US20100332775A1 (en) * 2009-06-29 2010-12-30 Sun Microsystems, Inc. Hybrid interleaving in memory modules
WO2019025864A2 (en) * 2017-07-30 2019-02-07 Sity Elad ARCHITECTURE OF DISTRIBUTED PROCESSORS BASED ON MEMORIES

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO2020226903A1 *

Also Published As

Publication number Publication date
EP3966698A1 (de) 2022-03-16
CN114072778A (zh) 2022-02-18
WO2020226903A1 (en) 2020-11-12

Similar Documents

Publication Publication Date Title
EP3888127A4 (de) Speicherarrays
EP3938986A4 (de) Dralllose physikalische kryptoströmung
EP3881186A4 (de) Adressenverschleierung für speicher
IL285610A (en) Information structure processing
EP4000065A4 (de) Paralleler zugriff für speichersubarrays
EP3867910A4 (de) Speichervorrichtungsverarbeitung
EP3486371B8 (de) Gleisumschalteinheit
EP3926291A4 (de) System zur bewältigung von bedrohungen
EP4062765A4 (de) Zusammensetzung zur verarbeitung von geformten lebensmitteln
EP3995415A4 (de) Speichersystem
GB201912492D0 (en) Controlling data processing
EP3756639A4 (de) Tablettenkassette
GB2584122B (en) Data processing
GB2583535B (en) Data processing
EP4018295A4 (de) Ergänzende ki-verarbeitung in einem speicher
EP3747150A4 (de) Sichere datenverarbeitung
EP3739771A4 (de) Informationsverarbeitungssystem
EP3938921A4 (de) Rechenspeicher
EP3652938A4 (de) Bildverarbeitung
EP3881488A4 (de) Ausggelagerte datenverarbeitung
EP3998381A4 (de) Trockner
EP3707201B8 (de) Celluloseverarbeitung
EP4028545A4 (de) System
EP3966698A4 (de) Architektur einer speicherverarbeitungseinheit
EP4040237A4 (de) Verarbeitungskartusche

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20211104

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20221219

RIC1 Information provided on ipc code assigned before grant

Ipc: G06N 3/063 20060101ALI20221213BHEP

Ipc: G06F 13/40 20060101ALI20221213BHEP

Ipc: G06N 20/00 20190101ALI20221213BHEP

Ipc: G06N 3/04 20060101ALI20221213BHEP

Ipc: G06F 13/16 20060101ALI20221213BHEP

Ipc: G06F 12/02 20060101ALI20221213BHEP

Ipc: G06F 12/06 20060101AFI20221213BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20230722