EP4010808A4 - Speicherbasierte prozessoren - Google Patents

Speicherbasierte prozessoren Download PDF

Info

Publication number
EP4010808A4
EP4010808A4 EP20852497.5A EP20852497A EP4010808A4 EP 4010808 A4 EP4010808 A4 EP 4010808A4 EP 20852497 A EP20852497 A EP 20852497A EP 4010808 A4 EP4010808 A4 EP 4010808A4
Authority
EP
European Patent Office
Prior art keywords
memory
based processors
processors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP20852497.5A
Other languages
English (en)
French (fr)
Other versions
EP4010808A2 (de
Inventor
Elad SITY
Eliad HILLEL
Shany BRAUDO
David Shamir
Gal DAYAN
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Neuroblade Ltd
Original Assignee
Neuroblade Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Neuroblade Ltd filed Critical Neuroblade Ltd
Publication of EP4010808A2 publication Critical patent/EP4010808A2/de
Publication of EP4010808A4 publication Critical patent/EP4010808A4/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G06F15/7821—Tightly coupled to memory, e.g. computational memory, smart memory, processor in memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0215—Addressing or allocation; Relocation with look ahead addressing means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/1425—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
    • G06F12/1441—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a range
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/78—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0811—Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0813—Multiuser, multiprocessor or multiprocessing cache systems with a network or matrix configuration
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/45—Caching of specific data in cache memory
    • G06F2212/454—Vector or matrix data
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Computer Security & Cryptography (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Software Systems (AREA)
  • Dram (AREA)
  • Memory System (AREA)
  • Storage Device Security (AREA)
  • Semiconductor Memories (AREA)
EP20852497.5A 2019-08-13 2020-08-13 Speicherbasierte prozessoren Withdrawn EP4010808A4 (de)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US201962886328P 2019-08-13 2019-08-13
US201962907659P 2019-09-29 2019-09-29
US201962930593P 2019-11-05 2019-11-05
US202062971912P 2020-02-07 2020-02-07
US202062983174P 2020-02-28 2020-02-28
PCT/IB2020/000665 WO2021028723A2 (en) 2019-08-13 2020-08-13 Memory-based processors

Publications (2)

Publication Number Publication Date
EP4010808A2 EP4010808A2 (de) 2022-06-15
EP4010808A4 true EP4010808A4 (de) 2023-11-15

Family

ID=74570549

Family Applications (1)

Application Number Title Priority Date Filing Date
EP20852497.5A Withdrawn EP4010808A4 (de) 2019-08-13 2020-08-13 Speicherbasierte prozessoren

Country Status (5)

Country Link
EP (1) EP4010808A4 (de)
KR (1) KR20220078566A (de)
CN (1) CN114586019A (de)
TW (1) TW202122993A (de)
WO (1) WO2021028723A2 (de)

Families Citing this family (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102638791B1 (ko) * 2018-09-03 2024-02-22 에스케이하이닉스 주식회사 반도체장치 및 반도체시스템
US11868777B2 (en) 2020-12-16 2024-01-09 Advanced Micro Devices, Inc. Processor-guided execution of offloaded instructions using fixed function operations
US12073251B2 (en) 2020-12-29 2024-08-27 Advanced Micro Devices, Inc. Offloading computations from a processor to remote execution logic
US11625249B2 (en) 2020-12-29 2023-04-11 Advanced Micro Devices, Inc. Preserving memory ordering between offloaded instructions and non-offloaded instructions
EP4341934B1 (de) * 2021-05-18 2025-12-17 Silicon Storage Technology, Inc. Geteilte arrayarchitektur für analogen neuronalen speicher in einem künstlichen neuronalen tiefenlernnetz
US12367386B2 (en) * 2021-05-18 2025-07-22 Silicon Storage Technology, Inc. Split array architecture for analog neural memory in a deep learning artificial neural network
US11996137B2 (en) * 2021-05-21 2024-05-28 Taiwan Semiconductor Manufacturing Company, Ltd. Compute in memory (CIM) memory array
US20220398441A1 (en) * 2021-06-11 2022-12-15 Renesas Electronics Corporation Semiconductor device
US11327771B1 (en) * 2021-07-16 2022-05-10 SambaNova Systems, Inc. Defect repair circuits for a reconfigurable data processor
US12112792B2 (en) * 2021-08-10 2024-10-08 Micron Technology, Inc. Memory device for wafer-on-wafer formed memory and logic
CN115729845A (zh) * 2021-08-30 2023-03-03 华为技术有限公司 数据存储装置和数据处理方法
US11914532B2 (en) 2021-08-31 2024-02-27 Apple Inc. Memory device bandwidth optimization
US12293097B2 (en) * 2021-09-24 2025-05-06 Samsung Electronics Co., Ltd. Systems and methods for near-storage processing in solid state drives
US11947940B2 (en) * 2021-10-11 2024-04-02 International Business Machines Corporation Training data augmentation via program simplification
CN115965060B (zh) * 2021-10-11 2026-03-17 Oppo广东移动通信有限公司 用于ai芯片的数据处理方法、装置、芯片及计算机设备
CN116264085B (zh) * 2021-12-14 2025-08-15 长鑫存储技术有限公司 存储系统以及存储系统的数据写入方法
US12487282B2 (en) * 2021-12-28 2025-12-02 Advanced Micro Devices Products (China) Co., Ltd. On-chip distribution of test data for multiple dies
EP4460768A1 (de) 2022-01-05 2024-11-13 Neuroblade, Ltd. Verarbeitungssysteme
US12050497B2 (en) * 2022-01-14 2024-07-30 Samsung Electronics Co., Ltd. Systems and methods for power relaxation on startup
CN114490433B (zh) * 2022-01-20 2026-07-03 伟光有限公司 存储空间的管理方法、芯片、微控制单元、设备和介质
TWI819480B (zh) * 2022-01-27 2023-10-21 緯創資通股份有限公司 加速系統及其動態配置方法
TWI776785B (zh) * 2022-04-07 2022-09-01 點序科技股份有限公司 裸晶測試系統及其裸晶測試方法
US12224034B2 (en) 2022-05-11 2025-02-11 Macronix International Co., Ltd. Memory device and data approximation search method thereof
TWI882324B (zh) * 2022-05-12 2025-05-01 美商賽發馥股份有限公司 用於向量載入-儲存管線選擇的積體電路及方法
US11755399B1 (en) * 2022-05-24 2023-09-12 Macronix International Co., Ltd. Bit error rate reduction technology
WO2023227945A1 (en) * 2022-05-25 2023-11-30 Neuroblade Ltd. Processing systems and methods
US12197378B2 (en) * 2022-06-01 2025-01-14 Advanced Micro Devices, Inc. Method and apparatus to expedite system services using processing-in-memory (PIM)
CN117435525B (zh) * 2022-07-15 2026-07-28 山东华芯半导体有限公司 一种NVMe协议IO Queue硬件管理加速方法
EP4565964A1 (de) * 2022-08-05 2025-06-11 Synthara AG Speicherabgebildetes kompaktes rechnerarray
CN115237036B (zh) * 2022-09-22 2023-01-10 之江实验室 一种针对晶圆级处理器系统的全数字化管理装置
US12050532B2 (en) * 2022-09-23 2024-07-30 Apple Inc. Routing circuit for computer resource topology
TWI843280B (zh) * 2022-11-09 2024-05-21 財團法人工業技術研究院 人工智慧加速器及其運作方法
CN115599025B (zh) * 2022-12-12 2023-03-03 南京芯驰半导体科技有限公司 芯片阵列的资源成组控制系统、方法及存储介质
TWI860605B (zh) * 2023-01-04 2024-11-01 熵碼科技股份有限公司 用來偵測物理攻擊的防竄改偵測器以及方法
KR20240116283A (ko) 2023-01-20 2024-07-29 삼성전자주식회사 세트 연관 캐시의 동작 방법 및 세트 연관 캐시를 포함하는 시스템
CN119201792A (zh) * 2023-03-22 2024-12-27 华为技术有限公司 一种存储器以及设备
KR102741087B1 (ko) * 2023-04-19 2024-12-11 한국과학기술원 룩-업 테이블 기반 선형 보간을 이용하는 서브어레이-레벨 프로세싱-인-메모리 구조
US20250053720A1 (en) * 2023-08-09 2025-02-13 Samsung Electronics Co., Ltd. Systems and methods for data-analytics acceleration
CN121889751A (zh) * 2023-08-11 2026-04-17 弗萨姆材料美国有限责任公司 具有存储器和共享写入端口的集成电路
CN116962176B (zh) * 2023-09-21 2024-01-23 浪潮电子信息产业股份有限公司 一种分布式集群的数据处理方法、装置、系统及存储介质
CN120215816A (zh) * 2023-12-25 2025-06-27 杭州海存信息技术有限公司 基于三维存算的向量数据库
TWI887983B (zh) * 2024-01-26 2025-06-21 瑞昱半導體股份有限公司 具有記憶體輸出遮蔽機制的記憶體裝置
CN118133574B (zh) * 2024-05-06 2024-07-19 沐曦集成电路(上海)有限公司 一种sram生成系统
CN118295960B (zh) * 2024-06-03 2024-09-03 芯方舟(上海)集成电路有限公司 一种算力芯片及其设计方法、制造方法及算力芯片系统
TWI880786B (zh) * 2024-06-20 2025-04-11 慧榮科技股份有限公司 加速執行主機讀取命令的方法及電腦程式產品及裝置
US20260003617A1 (en) * 2024-06-28 2026-01-01 Samsung Electronics Co., Ltd. Systems and methods of programming for in-memory processing
US20260011690A1 (en) 2024-07-04 2026-01-08 Global Unichip Corporation Integrated circuit device and adaptive power scaling method thereof
KR102975839B1 (ko) 2024-07-18 2026-06-10 이화여자대학교 산학협력단 균형적인 레지스터 뱅크 접근을 위한 레지스터 뱅크 아비트레이션 장치 및 방법
EP4756632A1 (de) * 2024-12-06 2026-06-10 Axelera AI BV Prozessor für speicherinterne datenverarbeitung
CN121279388B (zh) * 2025-11-28 2026-03-06 上海壁仞科技股份有限公司 模型训练方法、模型训练装置、电子设备和存储介质

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120005421A1 (en) * 2000-08-21 2012-01-05 Renesas Electronics Corporation Memory controller and data processing system

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9612979B2 (en) * 2010-10-22 2017-04-04 Intel Corporation Scalable memory protection mechanism
US20140040622A1 (en) * 2011-03-21 2014-02-06 Mocana Corporation Secure unlocking and recovery of a locked wrapped app on a mobile device
US9262246B2 (en) * 2011-03-31 2016-02-16 Mcafee, Inc. System and method for securing memory and storage of an electronic device with a below-operating system security agent
US8590050B2 (en) * 2011-05-11 2013-11-19 International Business Machines Corporation Security compliant data storage management
US8996951B2 (en) * 2012-11-15 2015-03-31 Elwha, Llc Error correction with non-volatile memory on an integrated circuit
CN107239420B (zh) * 2012-11-21 2020-05-05 相干逻辑公司 具有散布处理器dma-fifo的处理系统
US10585621B2 (en) * 2017-04-21 2020-03-10 Intel Corporation Statically-schedulable feed and drain structure for systolic array architecture
EP4187539B1 (de) * 2017-07-30 2024-06-05 NeuroBlade Ltd. Speicherbasierte verteilte prozessorarchitektur
US10810141B2 (en) * 2017-09-29 2020-10-20 Intel Corporation Memory control management of a processor

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120005421A1 (en) * 2000-08-21 2012-01-05 Renesas Electronics Corporation Memory controller and data processing system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
STANKOVIC V V ET AL: "DRAM Controller with a Complete Predictor: Preliminary Results", TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICE S, 2005. 7TH INTERNATIONAL CONFERENCE ON NIS, SERBIA AND MONTENEGRO 28-30 SEPT. 2005, PISCATAWAY, NJ, USA,IEEE, vol. 2, 28 September 2005 (2005-09-28), pages 593 - 596, XP010874696, ISBN: 978-0-7803-9164-2, DOI: 10.1109/TELSKS.2005.1572183 *

Also Published As

Publication number Publication date
KR20220078566A (ko) 2022-06-10
EP4010808A2 (de) 2022-06-15
WO2021028723A2 (en) 2021-02-18
CN114586019A (zh) 2022-06-03
TW202122993A (zh) 2021-06-16
WO2021028723A3 (en) 2021-07-08

Similar Documents

Publication Publication Date Title
EP3803740A4 (de) Blockchain-überwachung
GB201903347D0 (en) Execution unit
EP3486371B8 (de) Gleisumschalteinheit
EP3970034A4 (de) Blockchain-cache-system
GB201903346D0 (en) Execution unit
EP3779210A4 (de) Baumaschine
GB201903348D0 (en) Execution unit
GB2582143B (en) Execution unit
EP3963444A4 (de) Hochfahrprozessoren
EP3903176A4 (de) Rechner-tile
AU2018101027A4 (en) PadPay
HK40059394A (en) Grapiprant unit dosage forms
HK40052938A (zh) 治疗
EP3822397A4 (de) Komplex
HK40050415A (zh) 尿流计
HK40039563A (en) Cryosphere
HK1255442A1 (en) Seismocardiography
HK1255442B (en) Seismocardiography
AU2018904244A0 (en) sparemate
AU2018903905A0 (en) Accuglove
AU2018903791A0 (en) Content processing
AU2018903851A0 (en) TrailerSafe
AU2018903753A0 (en) ThoroughScope
AU2018903743A0 (en) Siron
AU2018903616A0 (en) IncidentSpotter

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20220128

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
RAP3 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NEUROBLADE LTD.

RIC1 Information provided on ipc code assigned before grant

Ipc: G06F 15/78 20060101ALI20230706BHEP

Ipc: G06F 12/02 20060101ALI20230706BHEP

Ipc: G11C 7/10 20060101ALI20230706BHEP

Ipc: G06F 12/14 20060101AFI20230706BHEP

A4 Supplementary search report drawn up and despatched

Effective date: 20231013

RIC1 Information provided on ipc code assigned before grant

Ipc: G06F 15/78 20060101ALI20231009BHEP

Ipc: G06F 12/02 20060101ALI20231009BHEP

Ipc: G11C 7/10 20060101ALI20231009BHEP

Ipc: G06F 12/14 20060101AFI20231009BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20240511