EP4396866A4 - Procédé d'ultra-amincissement de tranche - Google Patents

Procédé d'ultra-amincissement de tranche

Info

Publication number
EP4396866A4
EP4396866A4 EP22865544.5A EP22865544A EP4396866A4 EP 4396866 A4 EP4396866 A4 EP 4396866A4 EP 22865544 A EP22865544 A EP 22865544A EP 4396866 A4 EP4396866 A4 EP 4396866A4
Authority
EP
European Patent Office
Prior art keywords
thinning
wafer
ultra
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP22865544.5A
Other languages
German (de)
English (en)
Other versions
EP4396866A1 (fr
Inventor
Suketu Arun Parikh
Ashish Pal
El Mehdi Bazizi
Andrew Yeoh
Nitin K Ingle
Arvind Sundarrajan
Guan Huei See
Martinus Maria Berkens
Sameer A Deshpande
Balasubramanian Pranatharthiharan
Yen-Chu Yang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Applied Materials Inc
Original Assignee
Applied Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Materials Inc filed Critical Applied Materials Inc
Publication of EP4396866A1 publication Critical patent/EP4396866A1/fr
Publication of EP4396866A4 publication Critical patent/EP4396866A4/fr
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/014—Manufacture or treatment of FETs having zero-dimensional [0D] or one-dimensional [1D] channels, e.g. quantum wire FETs, single-electron transistors [SET] or Coulomb blockade transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/43—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having one-dimensional [1D] charge carrier gas channels, e.g. quantum wire FETs or transistors having 1D quantum-confined channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6735—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes having gates fully surrounding the channels, e.g. gate-all-around
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
    • H10D30/6748—Group IV materials, e.g. germanium or silicon carbide having a multilayer structure or superlattice structure
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H10D62/118—Nanostructure semiconductor bodies
    • H10D62/119—Nanowire, nanosheet or nanotube semiconductor bodies
    • H10D62/121—Nanowire, nanosheet or nanotube semiconductor bodies oriented parallel to substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/017—Manufacture or treatment using dummy gates in processes wherein at least parts of the final gates are self-aligned to the dummy gates, i.e. replacement gate processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H10D64/251—Source or drain electrodes for field-effect devices
    • H10D64/254—Source or drain electrodes for field-effect devices for lateral devices wherein the source or drain electrodes extend entirely through the semiconductor bodies, e.g. via-holes for back side contacts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0149—Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1914—Preparing SOI wafers using bonding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H10W20/0234—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias comprising etching via holes that stop on pads or on electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H10W20/0242—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias comprising etching via holes from the back sides of the chips, wafers or substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/069—Manufacture or treatment of conductive parts of the interconnections by forming self-aligned vias or self-aligned contact plugs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/069—Manufacture or treatment of conductive parts of the interconnections by forming self-aligned vias or self-aligned contact plugs
    • H10W20/0696—Manufacture or treatment of conductive parts of the interconnections by forming self-aligned vias or self-aligned contact plugs by using sacrificial placeholders, e.g. using sacrificial plugs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/0698—Local interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/427—Power or ground buses
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/481—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes on the rear surfaces of the wafers or substrates
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
EP22865544.5A 2021-09-02 2022-09-01 Procédé d'ultra-amincissement de tranche Pending EP4396866A4 (fr)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US202163240183P 2021-09-02 2021-09-02
US202163240178P 2021-09-02 2021-09-02
US202163240187P 2021-09-02 2021-09-02
US17/897,372 US12557343B2 (en) 2021-09-02 2022-08-29 Method of ultra thinning of wafer
PCT/US2022/042300 WO2023034476A1 (fr) 2021-09-02 2022-09-01 Procédé d'ultra-amincissement de tranche

Publications (2)

Publication Number Publication Date
EP4396866A1 EP4396866A1 (fr) 2024-07-10
EP4396866A4 true EP4396866A4 (fr) 2025-11-19

Family

ID=85286057

Family Applications (3)

Application Number Title Priority Date Filing Date
EP22865544.5A Pending EP4396866A4 (fr) 2021-09-02 2022-09-01 Procédé d'ultra-amincissement de tranche
EP22865545.2A Pending EP4396867A4 (fr) 2021-09-02 2022-09-01 Contacts de rail conducteur arrière large auto-alignés pour de multiples sources de transistor
EP22865546.0A Pending EP4396868A4 (fr) 2021-09-02 2022-09-01 Rail d'alimentation côté arrière vers des trous d'interconnexion profonds

Family Applications After (2)

Application Number Title Priority Date Filing Date
EP22865545.2A Pending EP4396867A4 (fr) 2021-09-02 2022-09-01 Contacts de rail conducteur arrière large auto-alignés pour de multiples sources de transistor
EP22865546.0A Pending EP4396868A4 (fr) 2021-09-02 2022-09-01 Rail d'alimentation côté arrière vers des trous d'interconnexion profonds

Country Status (5)

Country Link
US (3) US12495582B2 (fr)
EP (3) EP4396866A4 (fr)
JP (3) JP7693100B2 (fr)
CN (3) CN117941055A (fr)
WO (3) WO2023034477A1 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12205997B2 (en) * 2021-03-12 2025-01-21 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated circuit including backside conductive vias
US12506049B2 (en) * 2022-12-05 2025-12-23 International Business Machines Corporation Transistors with backside source/drain contact and spacer
KR20240174619A (ko) * 2023-06-09 2024-12-17 삼성전자주식회사 반도체 장치
US20250098256A1 (en) * 2023-09-18 2025-03-20 Qualcomm Incorporated Self-aligned backside interconnect

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20190157310A1 (en) * 2016-07-01 2019-05-23 Intel Corporation Backside contact resistance reduction for semiconductor devices with metallization on both sides
US20210265220A1 (en) * 2020-02-26 2021-08-26 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device with isolation structures

Family Cites Families (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08181321A (ja) 1994-12-26 1996-07-12 Matsushita Electric Works Ltd Ｓｏｉ基板及びその製造方法
US7227176B2 (en) 1998-04-10 2007-06-05 Massachusetts Institute Of Technology Etch stop layer system
CA2327421A1 (fr) 1998-04-10 1999-10-21 Jeffrey T. Borenstein Systeme de couche d'arret d'attaque chimique au silicium et au germanium
US7910288B2 (en) 2004-09-01 2011-03-22 Micron Technology, Inc. Mask material conversion
JP5549458B2 (ja) 2010-07-23 2014-07-16 富士通セミコンダクター株式会社 半導体装置の製造方法
US8853857B2 (en) 2011-05-05 2014-10-07 International Business Machines Corporation 3-D integration using multi stage vias
US20130049215A1 (en) 2011-08-30 2013-02-28 Honeywell International Inc. Integrated circuit including front side and back side electrical interconnects
US9059263B2 (en) 2011-11-09 2015-06-16 QUALCOMM Incorpated Low-K dielectric protection spacer for patterning through substrate vias through a low-K wiring layer
US8803292B2 (en) 2012-04-27 2014-08-12 Taiwan Semiconductor Manufacturing Company, Ltd. Through-substrate vias and methods for forming the same
US9728464B2 (en) * 2012-07-27 2017-08-08 Intel Corporation Self-aligned 3-D epitaxial structures for MOS device fabrication
JP2016031953A (ja) 2014-07-25 2016-03-07 株式会社タムラ製作所 半導体素子及びその製造方法、半導体基板、並びに結晶積層構造体
US9865544B2 (en) 2015-10-05 2018-01-09 Samsung Electronics Co., Ltd. Semiconductor device layout having a power rail
WO2017091155A1 (fr) * 2015-11-26 2017-06-01 Agency For Science, Technology And Research Thyristor à tsv incorporé pour chemin de décharge court et charge réduite dans des puces empilées
US10147682B2 (en) 2015-11-30 2018-12-04 Taiwan Semiconductor Manufacturing Co., Ltd. Structure for stacked logic performance improvement
EP3440705A4 (fr) 2016-04-01 2019-11-13 INTEL Corporation Cellules de transistor comprenant un trou d'interconnexion profond recouvert d'un matériau diélectrique
US9997456B2 (en) 2016-07-27 2018-06-12 Globalfoundries Inc. Interconnect structure having power rail structure and related method
JP7048182B2 (ja) 2016-08-26 2022-04-05 インテル・コーポレーション 集積回路のデバイス構造及び両面製造技術
WO2018039645A1 (fr) 2016-08-26 2018-03-01 Intel Corporation Structures de dispositif à circuit intégré et techniques de fabrication à double face
US10475692B2 (en) 2017-04-07 2019-11-12 Globalfoundries Inc. Self aligned buried power rail
US11404319B2 (en) 2017-08-24 2022-08-02 Intel Corporation Vertically stacked finFETs and shared gate patterning
US10374059B2 (en) 2017-08-31 2019-08-06 Taiwan Semiconductor Manufacturing Co., Ltd. Structure and formation method of semiconductor device structure with nanowires
KR102403031B1 (ko) 2017-10-19 2022-05-27 삼성전자주식회사 반도체 장치
JP7082508B2 (ja) * 2018-03-22 2022-06-08 ローム株式会社 窒化物半導体装置
US10937789B2 (en) 2018-06-07 2021-03-02 International Business Machines Corporation Nanosheet eDRAM
US10756216B2 (en) 2018-08-09 2020-08-25 International Business Machines Corporation Nanosheet mosfet with isolated source/drain epitaxy and close junction proximity
KR102728510B1 (ko) 2019-01-03 2024-11-12 삼성전자주식회사 복수의 채널층을 갖는 반도체 소자 및 그 제조 방법
US12354991B2 (en) 2019-02-19 2025-07-08 Tokyo Electron Limited Replacement buried power rail in backside power delivery
US11437283B2 (en) 2019-03-15 2022-09-06 Intel Corporation Backside contacts for semiconductor devices
US11688780B2 (en) 2019-03-22 2023-06-27 Intel Corporation Deep source and drain for transistor structures with back-side contact metallization
KR102836171B1 (ko) 2019-05-27 2025-07-18 삼성전자주식회사 반도체 소자 및 그 제조 방법
US11264327B2 (en) 2019-10-30 2022-03-01 Taiwan Semiconductor Manufacturing Co., Ltd. Backside power rail structure and methods of forming same
US11302813B2 (en) 2019-12-19 2022-04-12 International Business Machines Corporation Wrap around contact for nanosheet source drain epitaxy
US11302638B2 (en) 2020-01-09 2022-04-12 Qualcomm Incorporated Hybrid conductor integration in power rail
DE102020116340B4 (de) 2020-02-27 2025-01-16 Taiwan Semiconductor Manufacturing Co., Ltd. Gestapelter bildsensorvorrichtung und deren herstellungsverfahren
CN113053820B (zh) 2020-03-30 2024-12-24 台湾积体电路制造股份有限公司 半导体结构和形成集成电路结构的方法
CN113140565B (zh) 2020-04-28 2025-01-14 台湾积体电路制造股份有限公司 半导体器件和制造方法
US11349004B2 (en) 2020-04-28 2022-05-31 Taiwan Semiconductor Manufacturing Co., Ltd. Backside vias in semiconductor device
DE102021102235A1 (de) 2020-04-29 2021-11-04 Taiwan Semiconductor Manufacturing Co., Ltd. Integrierter schaltkreis mit rückseitiger durchkontaktierung
US11996409B2 (en) 2020-05-20 2024-05-28 Taiwan Semiconductor Manufacturing Co., Ltd. Stacking CMOS structure
TWI762196B (zh) 2020-05-26 2022-04-21 台灣積體電路製造股份有限公司 半導體裝置與其製造方法
KR102674033B1 (ko) * 2020-05-29 2024-06-13 삼성전자주식회사 반도체 장치

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20190157310A1 (en) * 2016-07-01 2019-05-23 Intel Corporation Backside contact resistance reduction for semiconductor devices with metallization on both sides
US20210265220A1 (en) * 2020-02-26 2021-08-26 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device with isolation structures

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO2023034476A1 *

Also Published As

Publication number Publication date
US12557343B2 (en) 2026-02-17
EP4396867A1 (fr) 2024-07-10
US12495582B2 (en) 2025-12-09
JP7799043B2 (ja) 2026-01-14
EP4396868A1 (fr) 2024-07-10
WO2023034477A1 (fr) 2023-03-09
CN117916875A (zh) 2024-04-19
EP4396866A1 (fr) 2024-07-10
EP4396867A4 (fr) 2025-12-03
JP7714780B2 (ja) 2025-07-29
JP2024533064A (ja) 2024-09-12
US20230068312A1 (en) 2023-03-02
US20230061392A1 (en) 2023-03-02
WO2023034476A1 (fr) 2023-03-09
EP4396868A4 (fr) 2025-11-19
WO2023034478A1 (fr) 2023-03-09
JP7693100B2 (ja) 2025-06-16
JP2024534829A (ja) 2024-09-26
CN117941055A (zh) 2024-04-26
JP2024534830A (ja) 2024-09-26
US20230064183A1 (en) 2023-03-02
US12610587B2 (en) 2026-04-21
CN118043955A (zh) 2024-05-14

Similar Documents

Publication Publication Date Title
EP4396866A4 (fr) Procédé d'ultra-amincissement de tranche
EP4425531A4 (fr) Procédé de fabrication de tranche semi-conductrice liée
EP4431645A4 (fr) Procédé de production de tranche hétéroépitaxiale
EP4263146C0 (fr) Procédé de mise en mouvement d'un exosquelette
EP4283024A4 (fr) Procédé de fabrication de tranche épitaxiale
EP4407077A4 (fr) Procédé de production de tranche hétéroépitaxiale
EP3933939C0 (fr) Procédé de traitement d'un module photovoltaïque
EP4364190A4 (fr) Procédé permettant de déterminer un motif de film correcteur pour réduire un arc de tranche de semi-conducteur
EP4443525A4 (fr) Procédé de fabrication de tranche semi-conductrice liée
EP4210911C0 (fr) Procede de mise en mouvement de l'exosquelette
EP3993958C0 (fr) Procédé de positionnement d'une pièce plate flexible et dispositif de positionnement
EP4564437A4 (fr) Dispositif à semi-conducteur et procédé de fabrication de dispositif à semi-conducteur
EP4191639A4 (fr) Tranche de semi-conducteur au nitrure et son procédé de fabrication
EP4275444A4 (fr) Techniques de sélection de procédure d'accès aléatoire basée sur une tranche
EP4059524C0 (fr) Procédé d'autodésinfection d'un robot mobile
DE112017000938T8 (de) Verfahren zum Reinigen eines Halbleiterwafers
EP4383315A4 (fr) Substrat semi-conducteur, tranche semi-conductrice, et procédé de fabrication de tranche semi-conductrice
DE112020000398A5 (de) Strahlungsemittierender halbleiterchip und verfahren zur herstellung eines strahlungsemittierenden halbleiterchips
DE112022002802A5 (de) Halbleiterbauelement und verfahren zur herstellung eines halbleiterbauelements
EP4207250A4 (fr) Composition pour nettoyage de substrat semi-conducteur, et procédé de nettoyage
EP4066778A4 (fr) Procédé de fourniture d'un outil orthodontique
EP4082717C0 (fr) Bloc de traitement et procédé de positionnement de bloc de traitement
EP3703120A4 (fr) Procédé de fabrication de dispositif à semiconducteur
EP4521878A4 (fr) Procédé de fabrication d'élément semi-conducteur et élément semi-conducteur
EP4400636A4 (fr) Procédé de fabrication de substrat semi-conducteur au nitrure

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20240315

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Free format text: PREVIOUS MAIN CLASS: H01L0021823400

Ipc: H01L0021762000

A4 Supplementary search report drawn up and despatched

Effective date: 20251020

RIC1 Information provided on ipc code assigned before grant

Ipc: H01L 21/762 20060101AFI20251014BHEP

Ipc: H01L 21/768 20060101ALI20251014BHEP

Ipc: H01L 23/528 20060101ALI20251014BHEP

Ipc: H10D 30/01 20250101ALI20251014BHEP

Ipc: H10D 30/43 20250101ALI20251014BHEP

Ipc: H10D 30/67 20250101ALI20251014BHEP

Ipc: H10D 62/10 20250101ALI20251014BHEP

Ipc: H10D 64/01 20250101ALI20251014BHEP

Ipc: H10D 64/23 20250101ALI20251014BHEP

Ipc: H10D 84/01 20250101ALI20251014BHEP

Ipc: H10D 84/03 20250101ALI20251014BHEP

Ipc: B82Y 10/00 20110101ALN20251014BHEP