EP4609019A2 - Épitaxie à basse température de semi-conducteurs polaires - Google Patents

Épitaxie à basse température de semi-conducteurs polaires

Info

Publication number
EP4609019A2
EP4609019A2 EP23883642.3A EP23883642A EP4609019A2 EP 4609019 A2 EP4609019 A2 EP 4609019A2 EP 23883642 A EP23883642 A EP 23883642A EP 4609019 A2 EP4609019 A2 EP 4609019A2
Authority
EP
European Patent Office
Prior art keywords
semiconductor layer
layer
heterostructure
sputtered
polar semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP23883642.3A
Other languages
German (de)
English (en)
Inventor
Ping Wang
Ding Wang
Zetian Mi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Michigan System
Original Assignee
University of Michigan System
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Michigan System filed Critical University of Michigan System
Publication of EP4609019A2 publication Critical patent/EP4609019A2/fr
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3202—Materials thereof
    • H10P14/3214—Materials thereof being Group IIIA-VA semiconductors
    • H10P14/3216—Nitrides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F71/00—Manufacture or treatment of devices covered by this subclass
    • H10F71/127—The active layers comprising only Group III-V materials, e.g. GaAs or InP
    • H10F71/1272—The active layers comprising only Group III-V materials, e.g. GaAs or InP comprising at least three elements, e.g. GaAlAs or InGaAsP
    • H10F71/1274—The active layers comprising only Group III-V materials, e.g. GaAs or InP comprising at least three elements, e.g. GaAlAs or InGaAsP comprising nitrides, e.g. InGaN or InGaAlN
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00—Piezoelectric or electrostrictive devices
    • H10N30/01—Manufacture or treatment
    • H10N30/07—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base
    • H10N30/074—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base by depositing piezoelectric or electrostrictive layers, e.g. aerosol or screen printing
    • H10N30/076—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base by depositing piezoelectric or electrostrictive layers, e.g. aerosol or screen printing by vapour phase deposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00—Piezoelectric or electrostrictive devices
    • H10N30/01—Manufacture or treatment
    • H10N30/07—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base
    • H10N30/074—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base by depositing piezoelectric or electrostrictive layers, e.g. aerosol or screen printing
    • H10N30/079—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base by depositing piezoelectric or electrostrictive layers, e.g. aerosol or screen printing using intermediate layers, e.g. for growth control
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00—Piezoelectric or electrostrictive devices
    • H10N30/704—Piezoelectric or electrostrictive devices based on piezoelectric or electrostrictive films or coatings
    • H10N30/706—Piezoelectric or electrostrictive devices based on piezoelectric or electrostrictive films or coatings characterised by the underlying bases, e.g. substrates
    • H10N30/708—Intermediate layers, e.g. barrier, adhesion or growth control buffer layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00—Piezoelectric or electrostrictive devices
    • H10N30/80—Constructional details
    • H10N30/85—Piezoelectric or electrostrictive active materials
    • H10N30/853—Ceramic compositions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/22—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using physical deposition, e.g. vacuum deposition or sputtering
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901—Materials
    • H10P14/2902—Materials being Group IVA materials
    • H10P14/2905—Silicon, silicon germanium or germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2926—Crystal orientations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3202—Materials thereof
    • H10P14/3241—Materials thereof being conductive materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3242—Structure
    • H10P14/3244—Layer structure
    • H10P14/3248—Layer structure consisting of two layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3258—Crystal orientation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3414—Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
    • H10P14/3416—Nitrides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3466—Crystal orientation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/36—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by treatments done before the formation of the materials
    • H10P14/3602—In-situ cleaning
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D10/00—Bipolar junction transistors [BJT]
    • H10D10/40—Vertical BJTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having two-dimensional [2D] charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H10D30/471—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
    • H10D30/472—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having lower bandgap active layer formed on top of wider bandgap layer, e.g. inverted HEMT
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having two-dimensional [2D] charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H10D30/471—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
    • H10D30/473—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having confinement of carriers by multiple heterojunctions, e.g. quantum well HEMT
    • H10D30/4732—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having confinement of carriers by multiple heterojunctions, e.g. quantum well HEMT using Group III-V semiconductor material
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having two-dimensional [2D] charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H10D30/471—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
    • H10D30/475—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having wider bandgap layer formed on top of lower bandgap active layer, e.g. undoped barrier HEMTs such as i-AlGaN/GaN HEMTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/80—FETs having rectifying junction gate electrodes
    • H10D30/87—FETs having Schottky gate electrodes, e.g. metal-semiconductor FETs [MESFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82—Heterojunctions
    • H10D62/824—Heterojunctions comprising only Group III-V materials heterojunctions, e.g. GaN/AlGaN heterojunctions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
    • H10D62/8503—Nitride Group III-V materials, e.g. AlN or GaN
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D8/00—Diodes
    • H10D8/50—PIN diodes 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D8/00—Diodes
    • H10D8/60—Schottky-barrier diodes 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01—Manufacture or treatment
    • H10H20/011—Manufacture or treatment of bodies, e.g. forming semiconductor layers
    • H10H20/013—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials
    • H10H20/0137—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials the light-emitting regions comprising nitride materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/81—Bodies
    • H10H20/817—Bodies characterised by the crystal structures or orientations, e.g. polycrystalline, amorphous or porous
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials

Definitions

  • the disclosure relates generally to epitaxial growth of semiconductors.
  • Ill-nitride semiconductors e.g., InN, GaN, AIN and their heterostructures, nanostructures, and alloying with group II IB elements such as Sc, have attracted growing interest and facilitated a wealth of applications in optoelectronics, electronics, acoustics, green energy, and quantum devices and systems.
  • CMOS complementary-metal-oxide-semiconductor
  • MBE molecular beam epitaxy
  • MOCVD metal organic chemical vapor deposition
  • a universal adsorption-migration-epitaxy thermal dynamic process is employed at the growth front in both methods, during which the temperature of the substrate during growth and the element ratio, i.e., 111/V ratio, are used for sufficient adatom migration.
  • the growth temperature of Ill-nitrides in both methods has been limited to above 400 °C, e.g., about 500 °C for InN, about 800 °C for GaN, and about 1000 °C for AIN.
  • These high growth temperatures are not CMOS compatible, preventing the seamless integration of Ill-nitride materials and devices with the advanced processing techniques and mainstream semiconductor technology like CMOS.
  • Other growth techniques such as atomic layer deposition, sputtering, and pulsed laser deposition, generally yield polycrystalline, or even amorphous materials with very limited quality.
  • a method of forming a heterostructure includes providing a substrate, forming a template layer of the heterostructure such that the template layer is supported by the substrate, and implementing a non-sputtered, epitaxial growth procedure to form a polar semiconductor layer of the heterostructure, the polar semiconductor layer being supported by, and in contact with, the template layer.
  • the non-sputtered, epitaxial growth procedure is configured such that the polar semiconductor layer is single-crystalline.
  • the non-sputtered, epitaxial growth procedure is implemented at a growth temperature less than about 400 degrees Celsius.
  • a method of fabricating a device includes forming a metal structure of a complementary metal-oxide-semiconductor (CMOS) component of the device, the metal structure being supported by a substrate, and, after forming the metal structure, implementing a non-sputtered, epitaxial growth procedure to form a polar semiconductor layer of a heterostructure of the device, the polar semiconductor layer being supported by the substrate.
  • CMOS complementary metal-oxide-semiconductor
  • the non-sputtered, epitaxial growth procedure is configured such that the polar semiconductor layer is single-crystalline.
  • a device in accordance with yet still another aspect of the disclosure, includes a substrate, a complementary metal-oxide-semiconductor (CMOS) component supported by a substrate, the CMOS transistor including a structure, and a polar semiconductor layer supported by the structure.
  • CMOS complementary metal-oxide-semiconductor
  • the polar semiconductor layer has a single-crystalline, wurtzite crystal structure.
  • a method of forming a heterostructure includes providing a substrate, forming a metal layer of the heterostructure such that the metal layer is supported by the substrate, the metal layer including aluminum, and implementing a non-sputtered, epitaxial growth procedure to form a polar semiconductor layer of the heterostructure, the polar semiconductor layer being supported by, and in contact with, the metal layer.
  • the non-sputtered, epitaxial growth procedure is configured such that the polar semiconductor layer is single-crystalline.
  • Forming the metal layer and implementing the non-sputtered, epitaxial growth procedure are implemented in a same chamber such that the heterostructure is not exposed to an ambient between forming the metal layer and implementing the non-sputtered, epitaxial growth procedure.
  • a method of forming a heterostructure includes providing a substrate, forming a metal layer of the heterostructure such that the metal layer is supported by the substrate, the metal layer including molybdenum, and implementing a non-sputtered, epitaxial growth procedure to form a polar semiconductor layer of the heterostructure, the polar semiconductor layer being supported by, and in contact with, the metal layer.
  • the non-sputtered, epitaxial growth procedure is configured such that the polar semiconductor layer is single-crystalline. Forming the metal layer and implementing the non-sputtered, epitaxial growth procedure are implemented in a same chamber such that the heterostructure is not exposed to an ambient between forming the metal layer and implementing the non-sputtered, epitaxial growth procedure.
  • the devices and/or methods described herein may alternatively or additionally include or involve any combination of one or more of the following aspects or features.
  • the non-sputtered, epitaxial growth procedure is implemented in nitrogen-rich conditions. Forming the template layer and implementing the non-sputtered, epitaxial growth procedure are implemented in a same chamber such that the heterostructure is not exposed to an ambient between forming the template layer and implementing the non-sputtered, epitaxial growth procedure. Forming the template layer includes implementing a surface treatment procedure to remove oxide from a surface of the template layer.
  • the growth temperature is less than about 300 degrees Celsius.
  • the growth temperature is greater than about 20 degrees Celsius.
  • the growth temperature falls in a range from about 20 degrees Celsius to about 100 degrees Celsius.
  • the polar semiconductor layer includes a Ill-nitride material or alloy thereof.
  • the polar semiconductor layer includes AIN or an alloy thereof.
  • the template layer includes a metal compatible with complementary metal-oxide-semiconductor (CMOS) fabrication.
  • CMOS complementary metal-oxide-semiconductor
  • the template layer includes GaN.
  • the polar semiconductor layer includes AIN or an alloy thereof.
  • the non-sputtered, epitaxial growth procedure is implemented at a growth temperature less than about 400 degrees Celsius.
  • the non-sputtered, epitaxial growth procedure is implemented in nitrogen-rich conditions.
  • the non-sputtered, epitaxial growth procedure is configured such that the polar semiconductor layer is configured such that the polar semiconductor layer is in contact with the metal structure.
  • Forming the metal structure and implementing the non-sputtered, epitaxial growth procedure are implemented in a same chamber such that the heterostructure is not exposed to an ambient between forming the metal structure and implementing the non-sputtered, epitaxial growth procedure.
  • Forming the metal structure includes implementing a surface treatment procedure to remove oxide from a surface of the metal structure.
  • the method further includes forming a template layer of the heterostructure before implementing the non-sputtered, epitaxial growth procedure such that the polar semiconductor layer is in contact with the template layer.
  • the structure includes metal.
  • the polar semiconductor layer includes multiple columnar domains. A surface of the polar semiconductor layer in contact with the structure has an atomically smooth surface.
  • the non-sputtered, epitaxial growth procedure is configured such that the polar semiconductor layer is implemented at a growth temperature compatible with complementary metal-oxide-semiconductor (CMOS) fabrication.
  • CMOS complementary metal-oxide-semiconductor
  • Figure 1 depicts low temperature epitaxy of ScAIN on GaN template, including (a) a schematic view of a heterostructure having a Ill-nitride-based layer (e.g., a ScAIN film) grown on a GaN template in accordance with one example, (b) an SEM image of the example heterostructure, (c) a graphical plot of (0002) plane XRD 20-co scans of the example heterostructure, and (d) a graphical plot of (0002) and (1012) planes XRC FWHM of Sco.i8Alo.82N films grown on GaN templates.
  • a schematic view of a heterostructure having a Ill-nitride-based layer e.g., a ScAIN film grown on a GaN template in accordance with one example
  • an SEM image of the example heterostructure e.g., a ScAIN film
  • a graphical plot of (0002) plane XRD 20-co scans of the example heterostructure e.g.,
  • Figure 2 depicts microstructure analysis of Sco.i8Alo.82N films grown at different temperatures on a GaN template, including (a) a HAADF-STEM image of the ScAIN/GaN interface of a ScAIN example grown at 700 °C, (b) an ABF-STEM image of the ScAIN region for the ScAIN example grown at 700 °C, (c) a HAADF-STEM image of the ScAIN/GaN interface of a ScAIN example grown at 100 °C, and (d) an ABF-STEM image of the ScAIN region for the ScAIN example grown at 100 °C, in which shaded balls for the Sc/AI and N atoms are embedded in parts b and d to better visualize the atomic stacking sequence.
  • Figure 3 depicts low temperature epitaxy of a heterostructure having a ScAIN film on an Al/Si template (e.g., Al template in combination with a Si substrate) in accordance with one example, including (a) a schematic view of the example heterostructure, and (b) an SEM image of the example heterostructure, and (c, d) graphical plots of (0002) plane XRD 20-co scans of example heterostructures having ScAIN grown on Al/Si templates with varying Sc contents and varying film thicknesses.
  • Al/Si template e.g., Al template in combination with a Si substrate
  • Figure 4 depicts microstructural analysis of an example heterostructure having a Sco.2Alo.8N layer grown at 100 °C on Al/Si template, including (a) a cross-sectional HAADF- STEM image of the ScAIN/AI/Si heterostructure, (b, c) HAADF-STEM images of the Al/Si and ScAIN/AI interfaces, and (d) an ABF-STEM image acquired from the ScAIN region, in which shaded balls for the Sc/AI and N atoms are embedded in part (d) to better visualize the atomic stacking sequence.
  • RMS 0.69 nm
  • Figure 6 is a flow diagram of a method of fabricating a device with a heterostructure having a polar semiconductor layer grown at a low temperature in accordance with one example.
  • Figure 1 1 depicts example high power AI(Ga)N p-i-n diodes, in which the p- and n- AI(Ga) layers may be grown under low temperature or high temperature, while an i-AI(Ga)N layer is grown at low temperature, and in which the low temperature i-AI(Ga)N layer leads to an improved breakdown voltage of the diodes.
  • Figure 12 depicts example high power AI(Ga)N Schottky diodes, in which n-AI(Ga) layers may be grown under low temperature or high temperature, while an n-AI(Ga)N layer is grown at low temperature, and in which the low temperature n-AI(Ga)N layer leads to an improved breakdown voltage of the diodes.
  • Figure 13 depicts example high power AI(Ga)N bipolar transistors, in which n-and p- AI(Ga) layers may be grown under low temperature, which leads to an improved breakdown voltage of the transistors.
  • Figure 15 depicts example deep ultraviolet LED structures based on low temperature epitaxially grown semiconductor heterostructures: (a) normal AI(Ga)N-based DUV-LED structure grown on a low temperature grown AI(Ga)N buffer, and (b) low temperature grown AI(Ga)N-based DUV-LED structure, which is useful in connection with some substrates or applications.
  • Figure 16 depicts an example self-powered photodetector using an low temperature epitaxially grown polar semiconductor AI(Ga,ln,Sc)N as the light absorption layer.
  • the disclosed methods and devices exploit a previously unexplored growth regime for achieving crystalline nitride semiconductors is the low temperature growth region, i.e., with growth temperatures less than 400 °C that are CMOS compatible.
  • This low temperature growth has several potential advantages: i) it releases the constraints on the processing conditions before and after film deposition, providing better compatibility with different material platforms and semiconductor technologies like silicon CMOS technology; ii) in the high temperature growth regime, adatom migration leads to “jump over” effect close to surface imperfections like nano-gaps/dots, while low temperature growth provides better surface coverage, fast coalescence, and uniform thickness; iii) nucleation process is easier at low temperature, favoring hetero-epitaxy of Ill-nitride semiconductors on different materials like metal substrates; iv) following ii) and iii), this kind of “on-site” growth enabled by low temperature, is immune to surface thermal dynamics, thus can be done in a very wide growth window, i.
  • Examples of low temperature, CMOS compatible epitaxy of polar nitride semiconductors are described. Epitaxial growth of single-crystalline wurtzite phase ScAIN, AIN, and AIGaN with high crystal quality and atomically sharp interface has been demonstrated in a wide growth temperature range (from about 700 to about 20 °C), which had been previously unattainable. An on-site growth mechanism is presented to describe the epitaxy of crystalline material under such low growth temperatures, which is explained by a polar surface controlled adsorption-epitaxy process, compared to the conventional adsorption-migration-epitaxy process for epitaxy at high temperatures.
  • the disclosed methods and devices establish that low temperature growth of Ill-nitride semiconductors can maintain the wurtzite crystal structure and provide reasonable crystal quality, interface, and chemical composition control that are comparable to conventional high temperature growth, but with better compatibility with different substrates and processing techniques.
  • Examples of ScAIN thin films with various thicknesses and Sc contents and AIN films have been grown on GaN and metal substrates at low temperatures ( ⁇ 100 °C).
  • the ScAIN films exhibit good wurtzite atomic stacking sequence with sharp interface, and atomically smooth surface on both GaN and metal (Al, Mo) substrates. Those results open the avenue for growing high quality Ill-nitride semiconductors at low temperatures toward advanced hybrid and emerging integrated circuits across different technology and material platforms.
  • Examples described herein were grown utilizing a Veeco GENxplor MBE system, equipped with dual filament SUMO Knudsen cells for Al (purity 6N5) and Ga sources (purity 7N), a high-temperature Knudsen cell for Sc source (purity 5N), and a Veeco Unibulb radio frequency (RF) plasma source.
  • the N source was operated with a N 2 gas (purity 6N) flow of 0.35 seem and RF power of 350 W. While the total metal flux was controlled to maintain a N- rich growth conditions with a II 1/V ratio of about 0.8.
  • the GaN templates and Si substrates were cleaned by acetone, methanol, and deionized water prior to loading into the MBE system. And then degassed at 200 and 600 °C for 2 h in the MBE load-lock chamber and preparation chamber, respectively.
  • Examples involving low temperature epitaxy of ScAIN on GaN were grown on GaN templates, as shown in Figure 1 , part a.
  • the GaN template may constitute a layer or structure of a CMOS component of a device.
  • 100-nm-thick Si-doped n + -GaN was firstly grown on the GaN template to obtain an atomically smooth and clean surface. After that, the excess Ga adatoms on the surface were reevaporated, and in situ surface nitridation was further performed to obtain a Ga-free surface. Subsequently, 100-nm-thick ScAIN was grown with various growth temperatures.
  • Figure 1 part b, displays the typical scanning electron microscope image of the ScAIN/GaN films grown at 100 °C, showing a granular surface, which is consistent with previous reports on ScAIN grown under N-rich conditions. Meanwhile, it was found that the surface morphology is insensitive with growth temperature. All examples showed similar granular surface, while the grain size is slightly larger at higher growth temperatures.
  • Figure 1 shows the (0002) plane XRD 20-co scans for the ScAIN films grown at various temperatures. All examples possess a clear and strong characteristic diffraction peak at 36° for wurtzite ScAIN. Additionally, in the long range scans (20-100°), no other peaks originated from either cubic phase or misoriented structures were observed, indicating a single-crystalline wurtzite crystal structure for those ScAIN films. To the applicant's knowledge, this is the first ever demonstration of epitaxial growth of single-crystalline wurtzite nitride semiconductors at such unexplored low growth temperature (even lower than room temperature). For comparison, previous reports always showed polycrystalline structure when growing AIN at room temperature.
  • HAADF high-angle annular dark field
  • ABSF annular bright field
  • ABAB wurtzite atomic stacking sequence
  • the lattice-polarity was checked using ABF-STEM, as shown in Figure 2, parts b and d.
  • the darkest contrasts correspond to the heaviest atoms. Therefore, the process was capable of configuring the atomic stacking sequence of Sc/AI and N atoms, which are embedded in Figure 2, parts b and d. Comparing the atomic model of wurtzite crystal structure with the experimental results, one can easily confirm that the initial metal (M)-polar lattice in the GaN template was inherited perfectly in the ScAIN films, i.e., the ScAIN films grown at 700 and 100 °C have a M-polar lattice.
  • M initial metal
  • the ScAIN Due to the N-rich growth conditions and the low growth temperature, the ScAIN shows a columnar-like growth, in which slightly mis-orientated (less than 1 °) domains coexist. However, no inverted domains with nitrogen (N)-polar were observed in the ScAIN films, suggesting all films have a high uniform M-polar lattice, which is in contrast to the polycrystalline or mixed phase material deposited by using sputtering at the same temperature range.
  • nitride alloys including highly reactive atoms such as Sc, Al etc.
  • the epitaxial growth of nitride alloys including highly reactive atoms, such as Sc, Al etc. is not limited to the conventional narrow growth window, i.e., relatively high growth temperatures.
  • Single-crystalline wurtzite phase nitrides can be also grown or achieved at low growth temperatures without significantly degrading the crystal quality.
  • the strong polarization of wurtzite nitrides provides a strong electrostatic potential fluctuation on the surface. Except for the polar lattice induced surface potential, the kink and vacancy sites of the lattice can generate additional electrostatic potential fluctuation on the surface.
  • adatoms have enough energy to migrate to a site with the lowest energy and join the growth. Generally, the diffusion length is hundreds of nanometers to tens of micrometers. Although at low temperature the adatoms could not achieve a long-range diffusion, due to the lattice continuity, there are still low potential sites near the atoms landing site, which are within the short-range diffusion length.
  • Nitride alloys including high reactive atoms, such as Al and Sc were grown under low temperatures while maintaining the single-crystalline wurtzite phase. This phenomenon suggests that the bonding strength also contributes to the proposed on-site growth mechanism, i.e., a larger bonding strength is favorable for the low temperature epitaxy. Moreover, a clean and crystalline surface is useful to avoid misoriented nucleation formation at the beginning and would be useful to initialize such growth at low temperature. This achievement provides a viable path for the fully epitaxial integration of Ill-nitride architectures on special application scenarios, such as nitrides grown on CMOS compatible metal electrodes.
  • Sco.3Alo.7N layers with a thickness of 30, 100, and 150 nm were grown on the same Al/Si template. Similar diffraction peaks for the wurtzite phase were clearly observed in these three samples, as shown in Figure 3, part d. Due to the lattice mismatch induced in-plane strain between Al and ScAIN, cracks were observed on the ScAIN surface with a thickness beyond 200 nm.
  • FIG. 4 presents the HAADF- STEM image of the Al/Si interface, showing a clear cubic crystal structure for the MBE grown Al template.
  • the ScAIN/AI interface is shown in Figure 4, part c.
  • a clear lattice transition from cubic Al to wurtzite ScAIN is observed; the interface thickness is only a few monolayers.
  • the ScAIN layer has a highly ordered wurtzite stacking sequence (ABABAB). During the STEM measurements, the in-plane rotation for the domains is less than 1 °.
  • Figure 5 part b displays a long range XRD 20-co scan of the AIN/AI/Si heterostructure. Only the characteristic diffraction peaks for AIN ⁇ 0002> planes are observed, confirming a single-crystalline wurtzite crystal structure of this AIN film.
  • Figure 5, part c shows the HAADF-STEM image and the corresponding ABF-STEM image captured from the near surface region.
  • the well aligned wurtzite phase atomic stacking sequence (ABABAB) is well maintained up to the top surface, indicating that the proposed low temperature on-site growth mechanism does not degenerate the crystal structure.
  • the stacking sequence for Al and N atoms has been labeled with blue and red balls, respectively, in the ABF-STEM image. Comparing with the crystal structure of wurtzite AIN, a uniform M-polar lattice is confirmed for the as-grown AIN on Al/Si template. Furthermore, epitaxial growth of AIGaN can also be achieved at low growth temperatures ( ⁇ 100 °C). The low temperature growth of AIN is thus not limited to the metal substrates (Al and Mo). Low temperature growth can be also realized on either GaN or AIN templates. These achievements provide for growing AIN as well as AIGaN alloys under a low temperature, which can be used not only as an in-situ high-quality passivation layer but also for the hybrid integration with other material platforms.
  • Figure 6 depicts a method 600 of fabricating a heterostructure having a singlecrystalline polar semiconductor layer grown at a low temperature in accordance with one example.
  • the method 600 is configured such that a Ill-nitride-based or other polar semiconductor layer may be grown on a metal or other template at a low temperature, e.g., sufficiently low for compatibility with CMOS fabrication.
  • the polar semiconductor layer may or may not exhibit piezoelectric or ferroelectric behavior.
  • the method 600 may be used to fabricate the examples of devices, heterostructures, and other structures having polar semiconductor films or layers as described herein, and/or other devices, heterostructures or structures.
  • the method 600 may begin with an act 602 in which a substrate is prepared and/or otherwise provided.
  • the act 602 includes providing a silicon substrate in an act 604.
  • the silicon substrate may have a (111) orientation.
  • the substrate may be patterned or otherwise processed to configure the substrate to reduce defect formation in subsequently grown layers of the heterostructure and/or otherwise improve material quality therein. Such processing may also facilitate the formation of a different regions of the heterostructure.
  • substrate materials including, for instance, sapphire, bulk GaN, bulk AIN, or other semiconductor material. Still other materials may be used, including, for instance, silicon carbide.
  • a metal substrate may be used.
  • the metal substrate may be composed of, or otherwise include, Al, Pt, and/or Mo.
  • the substrate may be cleaned in an act 606.
  • a native or other oxide layer may be removed from a substrate surface in an act 608.
  • the oxide removal may include multiple steps, including, for instance, an etch step and an annealing step.
  • the substrate thus may or may not have a uniform composition.
  • the substrate may be a uniform or composite structure. Any number of layers or structures may be deposited on the substrate prior to the implementation of the acts described below.
  • the method 600 may include an act 610, in which one or more template or other layers are formed or otherwise provided.
  • the template layer is composed of, or otherwise includes, a metal such as Al or Mo.
  • the template layer is composed of, or otherwise includes, a Ill-nitride layer (e.g., GaN) or other semiconductor layer.
  • the template layer is supported by the substrate.
  • the template layer is in contact with the substrate.
  • one or more buffer or other layers or structures are disposed between the template layer and the substrate.
  • the act 610 is part of a CMOS fabrication procedure directed to fabricating a CMOS component (e.g., CMOS transistor, diode, etc.) of the device.
  • CMOS component e.g., CMOS transistor, diode, etc.
  • a number of layers or other structures may be formed during the CMOS fabrication procedure, including, for instance, various types of electrodes, contacts, and other structures.
  • one of the structures of the CMOS component may be configured or act as a template layer.
  • the act 610 includes an act 612 in which the template layer(s) are deposited.
  • the template layer(s) are patterned in an act 614.
  • the act 610 may include the deposition or other formation of one or more other metal layers or structures.
  • a bottom contact may be formed in an act 616.
  • the act 616 may be implemented in parallel with (e.g., as part of) the act 612.
  • the number and other characteristics of the metal layers or structures may vary in accordance with the configuration of the device (e.g., the number of terminals).
  • the metal layers or structures may be part of a CMOS component of the device being fabricated.
  • the metal layer or structure may be an electrode of a CMOS transistor, CMOS diode, or other CMOS component.
  • the metal layer or structure is formed in a chamber also used for implementation of an epitaxial growth procedure to form a polar semiconductor layer. That is, the same chamber is used to form the metal layer or structure and grow the polar semiconductor layer. As a result, the metal layer (or other layer or portion of a heterostructure being formed) is not exposed to an ambient between formation of the metal structure and implementation of the non-sputtered, epitaxial growth procedure.
  • the method 600 includes an act 618 in which a surface treatment procedure is implemented to remove oxide from a surface of the metal layer.
  • the act 618 includes annealing the polycrystalline metal layer in a vacuum in an act 620.
  • the temperature of the annealing may vary, e.g., with the composition of the metal layer and/or other structures of the device (e.g., CMOS component structures).
  • Mo0 3 has a relatively low melting point (795 °C), in which case annealing above the melting point, e.g., at about 900 °C, may be used.
  • the annealing may also improve the surface roughness of the metal layer.
  • the oxide may be removed in additional or alternative ways to achieve a highly ordered atomically smooth surface.
  • the oxide may be removed via an etching procedure using, e.g., an acid solution, such as hydrochloric acid (HCI) or buffered hydrofluoric acid (BHF).
  • HCI hydrochloric acid
  • BHF buffered hydrofluoric acid
  • the singlecrystalline polar semiconductor layer may be composed of, or otherwise includes, a Ill- nitride-based material (e.g., an alloy of a Ill-nitride material).
  • polar semiconductors e.g., ZnO
  • ZnO polar semiconductors
  • the surface treatment of the act 618 may be implemented before (e.g., in preparation for) implementing the epitaxial growth procedure in which a wurtzite structure is formed.
  • the wurtzite structure may thus be formed on the metal layer.
  • the metal layer may thus act as a template for the wurtzite structure and/or other elements of the heterostructure.
  • the act 612 may include an act 628 in which the single-crystalline semiconductor layer is grown in a chamber in which the template layer is formed.
  • the same chamber may be used to form a metal template layer (e.g., Mo or Al template layer) and grow the polar semiconductor layer.
  • the substrate may remain within, e.g., is not removed from, the epitaxial growth chamber between forming the metal layer and growing the single-crystalline semiconductor layer. Exposure to the ambient is thus avoided.
  • the resulting wurtzite structure is monocrystalline.
  • the resulting wurtzite structure is monocrystalline to a degree not realizable via, for instance, sputtering-based procedures for forming ScAIN layers.
  • Such procedures are only capable of producing structures with x-ray diffraction rocking curve line widths on the order of a few degrees at best.
  • the structures grown by the disclosed methods exhibit x-ray diffraction rocking curve line widths on the order of a few hundred arc-seconds or less, well over an order of magnitude less.
  • leakage current paths may be minimized or otherwise sufficiently reduced so that, in ferroelectric cases, the resulting wurtzite structure has a suitably high breakdown field strength level, e.g., sufficiently greater than the ferroelectric coercive field strength.
  • Differences in crystal quality evidenced via x-ray diffraction rocking curve line widths may be used to distinguish between monocrystalline (or single-crystalline) and polycrystalline structures.
  • polycrystalline refers to structures having x-ray diffraction rocking curve line widths on the order of a few degrees or higher.
  • monocrystalline or “single-crystalline” refer to structures having x- ray diffraction rocking curve line widths at least one order of magnitude lower than the order of a few degrees.
  • crystal quality may be used to distinguish between single-crystalline (or monocrystalline) and polycrystalline structures.
  • polycrystalline refers to structures having multiple grains.
  • monocrystalline or “single crystalline” may refer to structures having multiple domains.
  • Control of the flux ratio between metal and nitrogen sources may be useful for improving the material quality of the Ill-nitride-based or other polar semiconductor layer.
  • the N-rich growth conditions may be useful in connection with the growth of ScAIN to avoid Sc-AI intermetallic, Sc 3 AIN perovskite phase formation, and/or other defects.
  • the single-crystalline polar semiconductor layer may then be annealed in an act 632.
  • the annealing may be implemented at a temperature greater than the growth temperature.
  • the annealing temperature falls in a range from about 700 Celsius to about 1500 degrees Celsius.
  • the polar semiconductor layer is not annealed at such high temperatures to remain compatible with CMOS components of the device being fabricated.
  • Such post-growth high-temperature annealing of ScAIN may be performed in-situ in the same growth chamber (e.g., the same MBE chamber) in an act 634. In other cases, the annealing is performed ex-situ in a chamber directed to annealing procedures.
  • the annealing process may be implemented under high vacuum in an act 636 (e.g., in-situ in the growth chamber). In other cases, the annealing may be implemented either with nitrogen plasma radiation or under nitrogen gas flow in an act 638.
  • the method 600 may include an act 640 in which one or more layers (e.g., semiconductor layers) are formed after growth of the wurtzite structure.
  • the act 640 includes an act 644 in which one or more metal or other conductive layers or structures are formed.
  • a metal layer may be deposited on the polar semiconductor layer, in which case the polar semiconductor layer is disposed between, and in contact with, two metal layers.
  • the layers or structures may be deposited or otherwise formed.
  • the conductive structure is configured as an upper or top contact.
  • the conductive structure may be a gate.
  • the method 600 includes an act 646, in which the substrate is removed.
  • the substrate may be partially or fully removed. With the substrate fully removed, the heterostructure becomes freestanding.
  • the act 646 includes implementation of an etching procedure, such as a wet or dry etch procedure. Alternatively or additionally, the substrate is removed mechanically. The manner in which the substrate is removed may thus vary accordingly.
  • the method 600 may include fewer, additional, or alternative acts.
  • one or more acts may be directed to forming other structures or regions of the device that includes the heterostructure.
  • the nature of the regions or structures may vary in accordance with the nature of the device.
  • the method 600 does not include an act 618 in which an oxide layer is removed from a metal layer or structure because, for instance, the heterostructure is not exposed to the ambient between formation of the metal layer and growth of the polar semiconductor layer.
  • the order of the acts of the method 600 may differ from the example shown in Figure 6.
  • contacts and/or other structures formed in the act 610 may be implemented after the growth of the ferroelectric layer.
  • a wide variety of devices may be fabricated by the method 600 of Figure 6, and/or another method of fabricating a heterostructure having a polar semiconductor layer as described herein.
  • the ferroelectric ScAIN or other alloy of a Ill-nitride material may be useful in various types of nonvolatile memory devices (e.g., FeRAM, FeFET, FTJ, and FeSFET devices), various types of reconfigurable electronic and other devices (e.g., Fe- HEMT, Fe-capacitor, and SAW devices), various types of photodetection, photovoltaic and optoelectronic devices (e.g., self-driven photodetector and solar cell devices), and various homojunction devices (e.g., devices that use a laterally distributed charge plate to tune the Fermi level in adjacent layers).
  • Still other types of devices may be fabricated, including, for instance, FE-based thin-film bulk acoustic wave resonators (FBAR) devices.
  • FBAR FE-
  • the device includes a CMOS component (e.g., a CMOS transistor or diode).
  • CMOS component may include a structure that supports the polar semiconductor layer.
  • Figure 7 depicts a number of example heterostructures having a polar semiconductor layer grown via low temperature epitaxy.
  • multilayer nitride heterostructures are grown on metal electrodes, but Si or other substrates/templates may be used in other cases (e.g., in examples involving multi-mode, high-frequency, and low-loss acoustic resonators and filters, memory electronics, MEMS/NEMS, as well as various flexible nitride devices).
  • the metal electrodes serve as a template for the polar semiconductor layer and may correspond with a layer or structure of a CMOS component of a device.
  • the quasi three-dimensional growth at low temperatures described herein releases the stress in the multilayer structures.
  • the three example heterostructures include an AIGaN/AIN heterostructure bilayer grown on an Al/Si template, a ScAIN/AIN bilayer heterostructure grown on a Mo/Si template, and an AIN/ScAIN/AIN trilayer heterostructure grown on a Mo/Si template.
  • Parts d-f of Figure 7 show the surface morphology of the three multilayer structures grown at 100 degrees Celsius. No obvious cracks were observed on any of the examples, indicating that the stress between each layer has been released. On the other hand, no other high energy electron diffraction (RHEED) patterns were observed at the end of growth for all of the examples, except for the RHEED patterns for a wurtzite structure. This indicates that all of the low temperature grown multilayers maintain a well-defined wurtzite crystal structure, which was also confirmed by XRD measurements. Therefore, the low temperature epitaxy method is useful for the growth of monocrystalline multilayer nitride heterostructures.
  • RHEED high energy electron diffraction
  • the ScAIN layer may be made ferroelectric. Therefore, the polarity of the ScAIN layer can be poled (changing from metal polar to nitrogen polar, vice versa) while the polarity of the AIN layer remains the same.
  • Multi-layer structures may also include many stacks of AIN/ScAIN, metal/ScAIN, metal/AIN, GaN/AIN, GaN/ScAIN, 2D TMD/ScAIN, or other periodic structures including rare-earth elements doped Ill-nitrides.
  • the rare-earth elements doped Ill-nitrides are designed to be ferroelectric, but in other cases, enhanced piezoelectric and/or optical properties may be utilized in the multi-layer structures.
  • thicknesses of the multi-layer structures may vary. For instance, for acoustic filters/resonators related applications, the thickness may fall in a range around 100 nm, whereas the thicknesses may be on the nanometer scale for memory and/or quantum related applications.
  • Figure 8 depicts examples of (a) Ga-polar and (b) N-polar AI(Ga,ln)N/GaN high electron mobility transistor (HEMT) devices having a polar semiconductor layer grown using a low growth temperature.
  • the polar semiconductor layer is composed of AIN.
  • the AIN layer may be grown in situ (e.g., in the same growth chamber used to grow the underlying layer) as described herein.
  • the polar semiconductor layer is configured as a high-k gate dielectric layer of the HEMT devices.
  • Figure 9 depicts examples of transistor structures using a low temperature grown polar semiconductor layer as a dielectric layer.
  • the polar semiconductor layer is composed of AIN or ScAIN.
  • the dielectric layer is disposed adjacent a channel layer composed of, or otherwise including, a two-dimensional (2D) material, such as hexagonal BN (hBN).
  • 2D hexagonal BN
  • hBN hexagonal BN
  • Figure 10 depicts an example of an AIN-based transistor device having one or more low temperature grown AIN-based layers.
  • the transistor includes source and drain contacts spaced from an n-type AIN body region by respective polarization-graded AIGaN layers.
  • Each AIGaN layer may be grown as described herein.
  • Figure 11 depicts an example of a high power AI(Ga)N P-l-N diode having one or more low temperature grown AIN-based layers.
  • p- and n- AI(Ga) layers can be grown under low temperature or high temperature, while the intrinsic (i)-AI(Ga)N layer is grown at low temperature. Growth of the i-AI(Ga)N layer at low temperature as described herein helps improve the breakdown voltage of the diode for the reasons set forth above.
  • Figure 13 depicts an example of a high power AI(Ga)N bipolar transistor having a number of low temperature grown AIN-based layers.
  • the device includes n- and p-type AI(Ga) layers that are grown at low temperature, which will improve the breakdown voltage of the transistor for the reasons set forth above.
  • Figure 14 depicts an example of a ferroelectric-transistor random-access memory cell device having a low temperature grown AIN-based layer.
  • the device includes a capacitor with a low temperature grown ferroelectric ScAIN layer disposed between two metal layers.
  • the device also includes a silicon or GaN based write-read transistor.
  • Figure 15 depicts examples of deep ultraviolet LED devices having one or more low temperature epitaxially grown Ill-nitride layers.
  • the example shown in part a of Figure 15 is a AI(Ga)N-based DUV-LED device having a low temperature grown AI(Ga)N buffer layer.
  • the example shown in part b of Figure 15 has a low temperature grown AI(Ga)N-based DUV-LED structure.
  • Figure 16 depicts an example of a self-powered photodetector having a low temperature epitaxially grown Ill-nitride layer.
  • the Ill-nitride layer is a AI(Ga,ln,Sc)N layer configured to act as a light absorption layer.
  • Figure 17 depicts three examples of thin film acoustic wave resonator devices having a low temperature grown Ill-nitride layer.
  • the Ill-nitride layer is composed of AI(Sc)N and configured to act as a piezolayer.
  • the examples of parts a, b, and c are a bulk resonator, a free-standing resonator based on surface micromachining, and a free-standing resonator based on bulk micromachining, respectively.
  • the examples described above demonstrate low temperature epitaxy of singlecrystalline wurtzite phase nitrides utilizing MBE on both GaN and CMOS compatible Al metal electrodes. Highly ordered wurtzite atomic stacking sequence and atomically sharp interface were achieved in a low growth temperature of 100 °C. A polar surface controlled on-site growth mechanism explains the successful epitaxy of single-crystalline polar nitrides under low temperature. Furthermore, growth of wurtzite phase ScAIN with a Sc content up to 0.4 and AIN films on CMOS compatible Al metal electrodes has been achieved by using the proposed on-site epitaxy method. The examples demonstrate the epitaxy of polar nitride semiconductors at an unexplored low temperature regime, which supports integration with CMOS technology and also advanced hybrid and integrated circuits across a wide variety of technology and material platforms.
  • the terms “atomically smooth” or “atomically smooth surface” may be used herein in connection with a layer of a heterostructure to indicate that the layer has a surface roughness (e.g., a root mean square, or RMS, roughness) less than or on the order of 1 nm. In some cases, the RMS roughness of such atomically smooth layers is less than 1% of the thickness of the layer.
  • the surface roughness may vary in accordance with the growth conditions, parameters, and other aspects of the fabrication processes described and/or referenced herein and/or other processes

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

Un procédé de formation d'une hétérostructure comprend la fourniture d'un substrat, la formation d'une couche de gabarit de l'hétérostructure de telle sorte que la couche de gabarit est supportée par le substrat, et la mise en œuvre d'une procédure de croissance épitaxiale non pulvérisée pour former une couche semi-conductrice polaire de l'hétérostructure, la couche semi-conductrice polaire étant supportée par la couche de gabarit et en contact avec celle-ci. La procédure de croissance épitaxiale non pulvérisée est conçue de telle sorte que la couche semi-conductrice polaire est monocristalline. La procédure de croissance épitaxiale non pulvérisée est mise en œuvre à une température de croissance inférieure à environ 400 degrés Celsius.
EP23883642.3A 2022-10-24 2023-10-24 Épitaxie à basse température de semi-conducteurs polaires Pending EP4609019A2 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US202263418951P 2022-10-24 2022-10-24
PCT/US2023/077631 WO2024091933A2 (fr) 2022-10-24 2023-10-24 Épitaxie à basse température de semi-conducteurs polaires

Publications (1)

Publication Number Publication Date
EP4609019A2 true EP4609019A2 (fr) 2025-09-03

Family

ID=90831838

Family Applications (1)

Application Number Title Priority Date Filing Date
EP23883642.3A Pending EP4609019A2 (fr) 2022-10-24 2023-10-24 Épitaxie à basse température de semi-conducteurs polaires

Country Status (3)

Country Link
EP (1) EP4609019A2 (fr)
JP (1) JP2025535482A (fr)
WO (1) WO2024091933A2 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN120835743B (zh) * 2025-09-19 2026-04-21 中国科学院长春光学精密机械与物理研究所 一种紫外光电忆阻器及其制备方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002082551A1 (fr) * 2001-04-02 2002-10-17 Motorola, Inc. Structure de semi-conducteur a courant de fuite attenue
SG11202101337SA (en) * 2018-09-06 2021-03-30 Nat Univ Singapore A continuous thin film of a metal chalcogenide

Also Published As

Publication number Publication date
WO2024091933A2 (fr) 2024-05-02
JP2025535482A (ja) 2025-10-24
WO2024091933A3 (fr) 2024-06-06

Similar Documents

Publication Publication Date Title
EP1593760B1 (fr) Procédé de fabrication d'une plaquette non-polaire monocristalline orientée selon le plan A d'un semiconducteur du type nitrure
CN100382244C (zh) 用于修正硅衬底的缓冲结构
US20240242963A1 (en) Epitaxial nitride ferroelectronics
CN113174574A (zh) 一种高质量掺钪氮化铝薄膜模板的制备方法
US7915150B2 (en) Method of manufacturing nitride semiconductor substrate using epitaxial growth
JP2017028318A (ja) エピタキシャル固体半導体ヘテロ構造及びその製造方法
EP4609019A2 (fr) Épitaxie à basse température de semi-conducteurs polaires
KR101458629B1 (ko) ＺｎＯ계 화합물 반도체 층의 제조방법
CN119252731B (zh) 一种包含大失配应力调控结构的硅衬底氮化镓晶片及其制备方法和应用
EP4552444A2 (fr) Héterostructures ferroélectriques à base de nitrure iii
WO2025193258A1 (fr) Commutation de ferroélectriques multicouches
US20240395921A1 (en) Semiconductor heterostructures with scandium iii-nitride layer
US20240429306A1 (en) Semiconductor heterostructures with quaternary iii-nitride alloy
KR101041659B1 (ko) 산화아연 버퍼층을 이용한 질화갈륨 에피층 제조방법
Chubenko et al. Porous silicon as substrate for epitaxial films growth
CN100380690C (zh) 可减少高度晶格常数失配影响的半导体结构及形成的方法
US20260052717A1 (en) YTTRIUM-Doped III-Nitride Semiconductor Devices
JP2026503579A (ja) 強誘電体ｉｉｉ－窒化物層厚さスケーリング、ヘテロ構造およびその形成方法
CN118435320B (zh) 半导体基板的制造方法、及其制造装置
WO2015043961A1 (fr) Tranche de semi-conducteur et son procédé de fabrication
US20230070465A1 (en) Epitaxial gallium nitride alloy ferroelectronics
CN103151247A (zh) 一种在r面蓝宝石衬底上制备非极性GaN薄膜方法
WO2025259874A1 (fr) Amélioration piézoélectrique à base de recuit dans des matériaux et des alliages de nitrure iii
WO2025050107A1 (fr) Nanostructures ferroélectriques de wurtzite
KR20260059645A (ko) 우르츠자이트 강유전 나노구조체

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20250515

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC ME MK MT NL NO PL PT RO RS SE SI SK SM TR

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)