ES2012178A6 - Cirucito parcial de decodificacion dqpsk digital. - Google Patents

Cirucito parcial de decodificacion dqpsk digital.

Info

Publication number
ES2012178A6
ES2012178A6 ES8803843A ES8803843A ES2012178A6 ES 2012178 A6 ES2012178 A6 ES 2012178A6 ES 8803843 A ES8803843 A ES 8803843A ES 8803843 A ES8803843 A ES 8803843A ES 2012178 A6 ES2012178 A6 ES 2012178A6
Authority
ES
Spain
Prior art keywords
adder
subtractor
input
data
whose
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
ES8803843A
Other languages
English (en)
Inventor
Sonke Mehrgardt
Heinrich Pfeifer
Thomas Hilpert
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TDK Micronas GmbH
Original Assignee
Deutsche ITT Industries GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Deutsche ITT Industries GmbH filed Critical Deutsche ITT Industries GmbH
Priority to ES8803843A priority Critical patent/ES2012178A6/es
Publication of ES2012178A6 publication Critical patent/ES2012178A6/es
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

CIRCUITO PARCIAL DE DECODIFICACION DQPSK DIGITAL, CON EL QUE SE SEPARAN LOS DATOS (DP) DIFERENCIALES DE FASE A PARTIR DE LOS DATOS (DD) DE FASE DE MULTIPLES DIGITOS EXISTENTES CON LA CUOTA DE DATOS ORIGINAL DE PARES (DP) DE DATOS DSPK. PARA ESTE FIN SE EMPLEAN: EL PRIMER SUMADOR (K1) DE CONSTANTE; EL SUMADOR (SM), CUYA PRIMERA ENTRADA ESTA EN LA SALIDA DEL SUMADOR (K1) DE CONSTANTES, Y EL RESTADOR (S1), CUYA ENTRADA DE SUSTRAENDOS ESTA CONECTADA A LA SALIDA DEL SUMADOR (SM); EL RESTADOR (S2), Y EL RETARDADOR (V), CUYO TIEMPO DE RETARDO ES IGUAL A LA DURACION DEL PERIODO DE LA CUOTA DE DATOS Y CUYA SALIDA ESTA EN LA ENTRADA DE SUSTRAENDOS DEL RESTADOR (S2); EL SUMADOR (K2) DE CONSTANTE, AL QUE SE LE APORTA LA PALABRA DIGITAL (<45G) CORRESPONDIENTE AL ANGULO DE FASE DE 45G, EN QUE LA ENTRADA DE MINUENDOS DEL RESTADOR (S2), EL RETARDADOR (V) Y EL SUMADOR (K2) DE CONSTANTE SON ALIMENTADOS POR EL PUESTO (SB) DE SIGNO Y POR EL PUESTO (MB) DE VALOR MAXIMO DE LA SEÑAL DE SALIDA DEL SUMADOR (SM); YEL PASO (TP) DE BAJA FRECUENCIA, A MODO DE FILTRO DE BUCLE PLL.
ES8803843A 1988-12-19 1988-12-19 Cirucito parcial de decodificacion dqpsk digital. Expired - Fee Related ES2012178A6 (es)

Priority Applications (1)

Application Number Priority Date Filing Date Title
ES8803843A ES2012178A6 (es) 1988-12-19 1988-12-19 Cirucito parcial de decodificacion dqpsk digital.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ES8803843A ES2012178A6 (es) 1988-12-19 1988-12-19 Cirucito parcial de decodificacion dqpsk digital.

Publications (1)

Publication Number Publication Date
ES2012178A6 true ES2012178A6 (es) 1990-03-01

Family

ID=8259441

Family Applications (1)

Application Number Title Priority Date Filing Date
ES8803843A Expired - Fee Related ES2012178A6 (es) 1988-12-19 1988-12-19 Cirucito parcial de decodificacion dqpsk digital.

Country Status (1)

Country Link
ES (1) ES2012178A6 (es)

Similar Documents

Publication Publication Date Title
EP0369628A3 (en) Phase locked loop for clock extraction in gigabit rate data communication links
EP0143539A3 (en) Digital demodulator arrangement for quadrature signals
CA2066037A1 (en) Digital phase-locked loop biphase demodulating method and apparatus
EP0153107A3 (en) Clock recovery apparatus and method for a ring-type data communications network
CA2212292A1 (en) Device for and method of aligning in time digital signals, for example a clock signal and a data stream
ES2012178A6 (es) Cirucito parcial de decodificacion dqpsk digital.
DE3773399D1 (de) Digitale dqpsk-decoderteilschaltung.
EP0026639A3 (en) Clock recovery network
EP0108702A3 (en) Serial to parallel data conversion circuit
GB1313344A (en) Processing a differential multi-phase modulated signal
GB1518006A (en) Frequency-selective signal receiver
AU577336B2 (en) Regenerating the significant instants of a periodic signal
IE811406L (en) Operational amplifier
JPS5710566A (en) Decoding circuit
JPS5574279A (en) Transmission unit of digital video signal
JPS5748849A (en) Digital phase modulator
ES2048049A2 (es) Procedimiento para la extraccion de un reloj en los sistemas de comunicaciones digitales en rafagas
JPS6481413A (en) Signal phase inverter
JPS5561163A (en) Demodulation circuit for synchronous data transmission signal
AU583921B2 (en) Circuit arrangements for recovering the clock rate of an isochronous binary signal
JPS6449425A (en) Frequency dividing circuit
JPS56124905A (en) Pulse width modulating equipment
DK14684A (da) Faselaast sloejfe med dc-modulationsevne
JPS5728448A (en) Timing extraction system
JPS56112164A (en) Phase synchronizing device

Legal Events

Date Code Title Description
SA6 Expiration date (snapshot 920101)

Free format text: 2008-12-19

FD1A Patent lapsed

Effective date: 20081220