ES2040130T3 - Circuito descodificador mejorado. - Google Patents
Circuito descodificador mejorado.Info
- Publication number
- ES2040130T3 ES2040130T3 ES199090913305T ES90913305T ES2040130T3 ES 2040130 T3 ES2040130 T3 ES 2040130T3 ES 199090913305 T ES199090913305 T ES 199090913305T ES 90913305 T ES90913305 T ES 90913305T ES 2040130 T3 ES2040130 T3 ES 2040130T3
- Authority
- ES
- Spain
- Prior art keywords
- format
- decoder circuit
- expected
- improved decoder
- improved
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M5/00—Conversion of the form of the representation of individual digits
- H03M5/02—Conversion to or from representation by pulses
- H03M5/04—Conversion to or from representation by pulses the pulses having two levels
- H03M5/14—Code representation, e.g. transition, for a given bit cell depending on the information in one or more adjacent bit cells, e.g. delay modulation code, double density code
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M5/00—Conversion of the form of the representation of individual digits
- H03M5/02—Conversion to or from representation by pulses
- H03M5/04—Conversion to or from representation by pulses the pulses having two levels
- H03M5/06—Code representation, e.g. transition, for a given bit cell depending only on the information in that bit cell
- H03M5/12—Biphase level code, e.g. split phase code, Manchester code; Biphase space or mark code, e.g. double frequency code
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Error Detection And Correction (AREA)
- Manipulation Of Pulses (AREA)
- Burglar Alarm Systems (AREA)
- Measuring Pulse, Heart Rate, Blood Pressure Or Blood Flow (AREA)
- Selective Calling Equipment (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Abstract
UN CIRCUITO DECODIFICADOR MEJORADO ADECUADO PARA DECODIFICAR UN FLUJO DE DATOS BINARIOS CODIFICADOS. SE ESPERA QUE LA CODIFICACION GENERE UN FORMATO DE CODIGO DE TRES PARTES, CONSTANDO A SU VEZ EL FORMATO DE UN PAR DE TRANSICIONES DE RELOJ QUE ACENTUAN UNA TRANSICION DE DATOS. EL CIRCUITO DECODIFICADOR MEJORADO ESTABLECE SI SE REALIZA DE HECHO, O NO, EL FORMATO ESPERADO BAJO CONDICIONES DE FUNCIONAMIENTO ARBITRARIAS Y EN EL CASO DE UNA FALLA PARA REALIZAR EL FORMATO ESPERADO, PROPORCIONA UN FORMATO ADECUADO PARA LLEVAR A CABO A CONTINUACION UN PROCESO DE DECODIFICACION.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US40139589A | 1989-08-31 | 1989-08-31 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES2040130T3 true ES2040130T3 (es) | 1993-10-01 |
Family
ID=23587584
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES199090913305T Expired - Lifetime ES2040130T3 (es) | 1989-08-31 | 1990-08-23 | Circuito descodificador mejorado. |
Country Status (12)
| Country | Link |
|---|---|
| EP (1) | EP0489819B1 (es) |
| JP (1) | JP2922297B2 (es) |
| AT (1) | ATE87763T1 (es) |
| AU (1) | AU633980B2 (es) |
| BR (1) | BR9007614A (es) |
| CA (1) | CA2056980A1 (es) |
| DE (1) | DE69001251T2 (es) |
| DK (1) | DK0489819T3 (es) |
| ES (1) | ES2040130T3 (es) |
| HK (1) | HK108793A (es) |
| MX (1) | MX170852B (es) |
| WO (1) | WO1991003813A1 (es) |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL7107453A (es) * | 1971-05-29 | 1972-12-01 | ||
| US4037257A (en) * | 1976-02-02 | 1977-07-19 | Xerox Corporation | Data clock separator with missing clock detect |
| US4876697A (en) * | 1988-06-14 | 1989-10-24 | Eastman Kodak Company | Three-part decoder circuit |
| WO1989012894A1 (en) * | 1988-06-14 | 1989-12-28 | Eastman Kodak Company | Three-part decoder circuit |
| US4954825A (en) * | 1989-03-22 | 1990-09-04 | Eastman Kodak Company | Self clocking binary data encoding/decoding method |
| US4964139A (en) * | 1989-04-27 | 1990-10-16 | Eastman Kodak Company | Multi-purpose circuit for decoding binary information |
-
1990
- 1990-08-23 DK DK90913305.0T patent/DK0489819T3/da active
- 1990-08-23 AU AU63464/90A patent/AU633980B2/en not_active Ceased
- 1990-08-23 BR BR909007614A patent/BR9007614A/pt unknown
- 1990-08-23 AT AT90913305T patent/ATE87763T1/de not_active IP Right Cessation
- 1990-08-23 ES ES199090913305T patent/ES2040130T3/es not_active Expired - Lifetime
- 1990-08-23 DE DE90913305T patent/DE69001251T2/de not_active Expired - Fee Related
- 1990-08-23 JP JP2512534A patent/JP2922297B2/ja not_active Expired - Lifetime
- 1990-08-23 CA CA002056980A patent/CA2056980A1/en not_active Abandoned
- 1990-08-23 EP EP90913305A patent/EP0489819B1/en not_active Expired - Lifetime
- 1990-08-23 WO PCT/US1990/004792 patent/WO1991003813A1/en not_active Ceased
- 1990-08-28 MX MX022133A patent/MX170852B/es unknown
-
1993
- 1993-10-14 HK HK1087/93A patent/HK108793A/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| DE69001251D1 (de) | 1993-05-06 |
| WO1991003813A1 (en) | 1991-03-21 |
| BR9007614A (pt) | 1992-06-30 |
| EP0489819B1 (en) | 1993-03-31 |
| DE69001251T2 (de) | 1993-10-14 |
| AU6346490A (en) | 1991-04-08 |
| MX170852B (es) | 1993-09-20 |
| AU633980B2 (en) | 1993-02-11 |
| EP0489819A1 (en) | 1992-06-17 |
| JPH05500144A (ja) | 1993-01-14 |
| HK108793A (en) | 1993-10-22 |
| DK0489819T3 (da) | 1993-08-30 |
| JP2922297B2 (ja) | 1999-07-19 |
| ATE87763T1 (de) | 1993-04-15 |
| CA2056980A1 (en) | 1991-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO1999067883A3 (en) | Processing circuit and method for variable-length coding and decoding | |
| EP0707425A3 (en) | Method for coding and decoding moving image signals using self-re-clocking codes of variable length | |
| KR970700957A (ko) | 인코더/디코더 시스템용 콤팩트 소오스 코딩 테이블(Compact Source Coding Tables For Encoder/Decoder System) | |
| WO2002084879A3 (en) | System and method for encoding and decoding data and references to data in machine-readable graphical codes | |
| JPS54116149A (en) | Coder and decoder system | |
| ATE198384T1 (de) | Verfahren zur kodierung, dekodierung und kompression von audiodaten | |
| EE200200642A (et) | Meetod videosignaali kodeerimiseks/dekodeerimiseks, sellele vastav videokooder/videodekooder ning nende kasutamine raadiosideseadmes | |
| CA2341864A1 (en) | Device and method for entropy encoding of information words and device and method for decoding entropy-encoded information words | |
| DE69116167D1 (de) | Digitaler datenumsetzer | |
| DE69031701D1 (de) | Kodier- und Dekodierschaltung für lauflängenbegrenzte Kodierung | |
| EP1014589A3 (en) | A variable length codeword decoder | |
| FI870237A7 (fi) | Foerfarande och anordning foer aostadkommande av krypterade och dekrypterade televisionssignaler. | |
| ATE151191T1 (de) | Koder/dekoderschaltung sowie digitales videosystem mit dieser schaltung | |
| NZ502342A (en) | Apparatus and method for entropy coding in the processing of signals | |
| KR910005588A (ko) | 2진수 데이타를 코드워드로 엔코딩하는 방법 및 장치와 9비트 입력 코드워드를 8비트 출력 데이타 블럭으로 변환하는 디코더 장치 | |
| EP0402058A3 (en) | Predictive decoding device correcting code errors | |
| ES2040130T3 (es) | Circuito descodificador mejorado. | |
| DK7186A (da) | Fremgangsmaade til kodning og dekodning af information og apparat til udaevelse af fremgangsmaaden | |
| JP2000078025A5 (es) | ||
| JPS6449429A (en) | Runlength code receiver | |
| JPS56123174A (en) | Encoding system for half-tone picture | |
| JPS57140070A (en) | Decoder for picture signal | |
| FR2562365B1 (fr) | Circuits de codage et de decodage d'un signal video code par un decalage du signal d'image par rapport au signal de synchronisation | |
| JPS54143007A (en) | Information transmission system | |
| FR2446568A1 (fr) | Perfectionnement aux dispositifs de constitution et d'utilisation des fichiers chiffres des ordinateurs |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FG2A | Definitive protection |
Ref document number: 489819 Country of ref document: ES |