ES2040925T3 - Procedimiento para la insercion de una senal asincrona de 139.264-kbit/s en una senal de 155.520-kbit/s. - Google Patents

Procedimiento para la insercion de una senal asincrona de 139.264-kbit/s en una senal de 155.520-kbit/s.

Info

Publication number
ES2040925T3
ES2040925T3 ES198989108250T ES89108250T ES2040925T3 ES 2040925 T3 ES2040925 T3 ES 2040925T3 ES 198989108250 T ES198989108250 T ES 198989108250T ES 89108250 T ES89108250 T ES 89108250T ES 2040925 T3 ES2040925 T3 ES 2040925T3
Authority
ES
Spain
Prior art keywords
kbit
signal
bits
subsegments
byte
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES198989108250T
Other languages
English (en)
Inventor
Horst Dipl.-Ing. Muller
Pirmin Dr.-Ing. Forg
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=6354244&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=ES2040925(T3) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Siemens AG filed Critical Siemens AG
Application granted granted Critical
Publication of ES2040925T3 publication Critical patent/ES2040925T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
    • H04J3/1605—Fixed allocated frame structures
    • H04J3/1611—Synchronous digital hierarchy [SDH] or SONET
    • H04J3/1617—Synchronous digital hierarchy [SDH] or SONET carrying packets or ATM cells
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
    • H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
    • H04J2203/0089—Multiplexing, e.g. coding, scrambling, SONET
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5672—Multiplexing, e.g. coding, scrambling

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Communication Control (AREA)
  • Steroid Compounds (AREA)
  • Static Random-Access Memory (AREA)
  • Other Investigation Or Analysis Of Materials By Electrical Means (AREA)
  • Superconductors And Manufacturing Methods Therefor (AREA)
  • Dram (AREA)
  • Small-Scale Networks (AREA)

Abstract

EL PROPOSITO DE ESTE INVENTO ES EL SIGUIENTE: LA INTERDIRECCION DE UNA SEÑAL ASINCRONICA 139/264 KBIT/S EN LA JERARQUIA DIGITAL EUROPEA, DE FORMA QUE SEA APTA PARA LA ESTRUCTURA DEL CUADRO DE UNA SEÑAL 155 520-KBITS, EN UNA POSICION DE CORTE DE LOS NUDOS DE LA ESTRUCTURA NNI. EN LA ESTRUCTURA DEL CUADRO SE ENCAJAN LOS BITES, QUE ESTAN UNIDOS EN LA FORMA DE UN CONTENEDOR VIRTUAL VC-4, EN UN CUADRO INFERIOR. ESTE CUADRO INFERIOR ESTA FORMADO POR NUEVE SECCIONES, CADA UNA CON 261 SUBSECCIONES, CON UN BITE, O BIEN OCHO BITES. LA PRIMERA SUBSECCION ESTA COLOCADA DELANTE DE UNA CABEZA DE VIA (POH). LAS 260 SECCIONES RESTANTES ESTAN DIVIDIDAS EN EL INVENTO EN 20 BLOQUES, CON UNA PRIMERA PARTE (W, X, Y, Z) PARA UN BITE, ESPECIALMENTE PARA SEÑALES SUPLEMENTARIAS, Y UNA SEGUNDA PARTE DE 12 BITES, SUBDIVIDIDA EN BITES DE INFORMACION (I). ESTE PROCEDIMIENTO ES APLICABLE A NUDOS DE ESTRUCTURA-POSICIONES DE CORTE NNI EN UNA ESTRUCTURA OPTICA SINCRONICA SONET.
ES198989108250T 1988-05-11 1989-05-08 Procedimiento para la insercion de una senal asincrona de 139.264-kbit/s en una senal de 155.520-kbit/s. Expired - Lifetime ES2040925T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3816235 1988-05-11

Publications (1)

Publication Number Publication Date
ES2040925T3 true ES2040925T3 (es) 1993-11-01

Family

ID=6354244

Family Applications (1)

Application Number Title Priority Date Filing Date
ES198989108250T Expired - Lifetime ES2040925T3 (es) 1988-05-11 1989-05-08 Procedimiento para la insercion de una senal asincrona de 139.264-kbit/s en una senal de 155.520-kbit/s.

Country Status (13)

Country Link
US (1) US5214643A (es)
EP (1) EP0342469B1 (es)
JP (1) JPH0693669B2 (es)
AT (1) ATE85736T1 (es)
AU (1) AU589849B1 (es)
BR (1) BR8902199A (es)
CA (1) CA1316216C (es)
DE (1) DE58903494D1 (es)
DK (1) DK228489A (es)
ES (1) ES2040925T3 (es)
GR (1) GR3007799T3 (es)
MX (1) MX172131B (es)
NO (1) NO891908L (es)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE68928543T2 (de) * 1988-10-06 1998-04-23 Gpt Ltd Asynchrone Zeitvielfachvermittlungsanordnung und Verfahren zum Betrieb der Anordnung
US5123010A (en) * 1989-07-13 1992-06-16 Siemens Aktiengesellschaft Method for the through-connection of multiplex signals via cross connectors
DE4104238A1 (de) * 1991-02-12 1992-08-13 Siemens Ag Verfahren zum empfang und zur abgabe von rahmenkoepfen von und fuer stm-1-signale in einem rahmenkopf-server eines netzknotens
FI89757C (fi) * 1991-10-08 1993-11-10 Nokia Telecommunications Oy Foerfarande foer att utfoera en anslutningsutjaemning
FI90485C (fi) * 1992-06-03 1999-08-11 Nokia Telecommunications Oy Menetelmä osoittimia sisältävien kehysrakenteiden purkamiseksi ja muodostamiseksi
US5384774A (en) * 1993-01-11 1995-01-24 At&T Corp. Asynchronous transfer mode (ATM) payload synchronizer
DE4326771A1 (de) * 1993-08-10 1995-02-16 Philips Patentverwaltung Übertragungssystem
US5450411A (en) * 1994-09-02 1995-09-12 At&T Global Information Solutions Company Network interface for multiplexing and demultiplexing isochronous and bursty data streams in ATM networks
US5568482A (en) * 1994-11-23 1996-10-22 Yurie Systems, Inc. Low speed radio link system and method designed for ATM transport
DE19507170A1 (de) * 1995-03-02 1996-09-12 Bosch Gmbh Robert Verfahren zum Übertragen von digitalen Nutzdaten
GB9624179D0 (en) 1996-11-20 1997-01-08 Plessey Telecomm Telecommunications access systems and equipment
GB2319702B (en) * 1996-11-20 2000-11-29 Gpt Ltd Telecommunications access systems and equipment
JP3573610B2 (ja) * 1998-01-28 2004-10-06 富士通株式会社 Ｓｄｈ伝送システム及びｓｄｈ伝送システムにおけるフレーム伝送方法並びにｓｄｈ伝送装置

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58200654A (ja) * 1982-05-18 1983-11-22 Nec Corp 通信装置
FR2535135B1 (fr) * 1982-10-21 1988-03-25 Servel Michel Systeme de synchronisation de multiplex numeriques de paquets
DE3306750A1 (de) * 1983-02-25 1984-08-30 Siemens AG, 1000 Berlin und 8000 München Zeitmultiplexsystem
US4484327A (en) * 1983-05-02 1984-11-20 The United States Of America As Represented By The Secretary Of The Army Pulse code modulation rate converter
US4538286A (en) * 1983-07-26 1985-08-27 Gte Communications Products Corporation Data rate conversion and supervisory bit insertion in a data system
US4807221A (en) * 1984-11-27 1989-02-21 Siemens Aktiengesellschaft Digital signal multiplex device
EP0210611B1 (de) * 1985-07-31 1989-12-13 Siemens Aktiengesellschaft Verfahren zum Zusammenfassen eines digitalen Bildsignals und dreier digitaler Schmalbandsignale zu einem 139 264-kbit/s-Signal
US4924459A (en) * 1985-08-26 1990-05-08 At & T Bell Laboratories Digital transmission interconnect signal
CA1232693A (en) * 1985-09-05 1988-02-09 Alan F. Graves Network multiplex structure
DE3642608C2 (de) * 1986-12-13 1997-01-02 Sel Alcatel Ag Dienstintegriertes Breitband-Zeitmultiplex- Nachrichtenübertragungssystem
US4752923A (en) * 1986-12-24 1988-06-21 Bell Communications Research, Inc. Optimal frame arrangement for multiplexing a plurality of subchannels onto a fixed rate channel
US4862480A (en) * 1987-04-09 1989-08-29 Integrated Network Corporation Digital data service system
EP0309763B1 (en) * 1987-09-03 1995-03-15 Nec Corporation Multiplexer and demultiplexer apparatus adaptable for two kinds of transmission rates

Also Published As

Publication number Publication date
ATE85736T1 (de) 1993-02-15
MX172131B (es) 1993-12-06
JPH0693669B2 (ja) 1994-11-16
DE58903494D1 (de) 1993-03-25
CA1316216C (en) 1993-04-13
EP0342469A1 (de) 1989-11-23
EP0342469B1 (de) 1993-02-10
GR3007799T3 (es) 1993-08-31
AU589849B1 (en) 1989-10-19
DK228489D0 (da) 1989-05-10
US5214643A (en) 1993-05-25
JPH01320838A (ja) 1989-12-26
NO891908L (no) 1989-11-13
DK228489A (da) 1989-11-12
NO891908D0 (no) 1989-05-10
BR8902199A (pt) 1990-01-02

Similar Documents

Publication Publication Date Title
ES2040925T3 (es) Procedimiento para la insercion de una senal asincrona de 139.264-kbit/s en una senal de 155.520-kbit/s.
US5666351A (en) Method for disassembling and assembling frame structures containing pointers
FI911921A0 (fi) Synkronisationsfoerfarande foer sdh -system samt foerfarande och kopplingsanordning foer igenkaenning av olika datastrukturer.
JPH09502310A (ja) 時間又は空間ドメインにおいて切換を実行する方法
US20040131090A1 (en) Multiple low-speed into single high-speed sdh/sonet channel mapper/framer device and method
EP1217864A2 (en) Switching of low order data structures using a high order switch
FI931166L (fi) Menetelmä toisiinsa kytkettyjen SDH- ja PDH-tietoliikenneverkkojen synkronoimiseksi
FI91348C (fi) Menetelmä aikakytkennän toteuttamiseksi sekä aikakytkin
FI91347B (fi) Menetelmä aikavälikytkennän suorittamiseksi sekä aikakytkin
ITMI920108A1 (it) Metodo per la realizzazione di una rete di connessione per segnali appartenenti alla gerarchia sincrona sdh (synchronous digital hierarchy), e circuiti integrati per l'implementazione del metodo
KR0143007B1 (ko) 전전자 교환기의 stm-1 프래임 매퍼
KR100332414B1 (ko) 동기식 디지털 계위 상의 가상콘테이너 매퍼 장치
GB2260469A (en) Justification method
KR100237475B1 (ko) 동기식 전송시스템에서 대국 고속다중화 유니트 절체요구장치
KR100382696B1 (ko) Ｄｓ-1ｅ와 ｄｓ-1을 수용하는 유럽방식의 비동기식다중화 시스템
Appelmann et al. Flexibility in broadband networks
WO1999034545A3 (en) A method of and a multiplexing structure for inserting a plurality of higher order virtual containers into a higher order stm frame in an sdh system
ITMI913304A1 (it) Metodo, architettura e circuiti per la multiplazione di piu' tributari plesiocroni a 2. 048 mb/s in una trama stm-1 della gerarchia sincrona
KR19980015804A (ko) 동기식 다중화장치의 ds1 매핑 회로
KR19980015806A (ko) 동기식 다중화장치에서 tu포인터 버퍼 리셋에 따른 v5클럭 보상회로

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 342469

Country of ref document: ES