ES2049721T3 - Aparato y metodo de reemplazo de pagina en un sistema de tratamiento de datos que tiene una memoria virtual. - Google Patents

Aparato y metodo de reemplazo de pagina en un sistema de tratamiento de datos que tiene una memoria virtual.

Info

Publication number
ES2049721T3
ES2049721T3 ES87107745T ES87107745T ES2049721T3 ES 2049721 T3 ES2049721 T3 ES 2049721T3 ES 87107745 T ES87107745 T ES 87107745T ES 87107745 T ES87107745 T ES 87107745T ES 2049721 T3 ES2049721 T3 ES 2049721T3
Authority
ES
Spain
Prior art keywords
page
instruction
processing system
data processing
software procedure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES87107745T
Other languages
English (en)
Inventor
Victor M Morganti
James B Geyer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Bull HN Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull HN Information Systems Inc filed Critical Bull HN Information Systems Inc
Application granted granted Critical
Publication of ES2049721T3 publication Critical patent/ES2049721T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/123—Replacement control using replacement algorithms with age lists, e.g. queue, most recently used [MRU] list or least recently used [LRU] list
    • G06F12/125—Replacement control using replacement algorithms with age lists, e.g. queue, most recently used [MRU] list or least recently used [LRU] list being generated by decoding an array or storage
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)

Abstract

EN UN MULTIPROCESADOR, SISTEMA DE PROCESO DE DATOS MULTIPROGRAMADO QUE EMPLEA DIRECCIONES, APARATO Y METODO VIRTUALES, ESTA PREVISTO PARA SELECCIONAR UNA ESTRUCTURA DE PAGINA EN LA MEMORIA PRINCIPAL A REEMPLAZARSE POR UNA NUEVA PAGINA DE GRUPOS DE SEÑAL LOGICA REQUERIDO POR UN PROCESADOR. AUNQUE UTILIZA UN ALGORITMO EJECUTADO EN UNA SERIE DE DECISIONES LOGICAS DETERMINADAS POR UN PROCEDIMIENTO DE SOFTWARE, EL INVENTO PRESENTE PROPORCIONA UNA INSTRUCCION SENCILLA QUE UTILIZA LAS SEÑALES DE ESTADO INCLUIDAS CON UN DESCRIPTOR DE PAGINA PARA DIRIGIR UNA ENTRADA EN UN CUADRO DE SEÑALES DE ESTADO RESULTANTES. LA RELACION ENTRE LAS SEÑALES DE ESTADO Y LAS ENTRADAS DE CUADRO PONEN EN PRACTICA EL ALGORITMO. EL CUADRO CON ENTRADAS DE SEÑALES DE ESTADO RESULTANTES, SE ASOCIA CON LA INSTRUCCION Y SE ALMACENA EN EL PROCESADOR CUANDO LA INSTRUCCION ESTA PREPARADA PARA SU EJECUCION POR EL PROCESADOR. LAS SEÑALES DE ESTADO RESULTANTES, SE ALMACENAN CON EL DESCRIPTOR DE LA PAGINA. LAS SEÑALES DE ESTADO RESULTANTES SE ANALIZAN POR UN PROCEDIMIENTO DE SOFTWARE, EL PROCEDIMIENTO DE SOFTWARE EJECUTA EL REEMPLAZO DE PAGINA Y REALIZA OTRA ACTIVIDAD INDICADA POR LA SEÑAL DE ESTADO RESULTANTE.
ES87107745T 1986-05-30 1987-05-27 Aparato y metodo de reemplazo de pagina en un sistema de tratamiento de datos que tiene una memoria virtual. Expired - Lifetime ES2049721T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/869,146 US4833603A (en) 1986-05-30 1986-05-30 Apparatus and method for implementation of a page frame replacement algorithm in a data processing system having virtual memory addressing

Publications (1)

Publication Number Publication Date
ES2049721T3 true ES2049721T3 (es) 1994-05-01

Family

ID=25353012

Family Applications (1)

Application Number Title Priority Date Filing Date
ES87107745T Expired - Lifetime ES2049721T3 (es) 1986-05-30 1987-05-27 Aparato y metodo de reemplazo de pagina en un sistema de tratamiento de datos que tiene una memoria virtual.

Country Status (19)

Country Link
US (1) US4833603A (es)
EP (1) EP0250876B1 (es)
KR (1) KR930009092B1 (es)
CN (1) CN1010715B (es)
AR (1) AR244897A1 (es)
AT (1) ATE100613T1 (es)
AU (1) AU597666B2 (es)
BR (1) BR8702715A (es)
CA (1) CA1284390C (es)
DE (1) DE3788824T2 (es)
DK (1) DK276887A (es)
ES (1) ES2049721T3 (es)
FI (1) FI90805C (es)
IL (1) IL82681A0 (es)
IN (1) IN167131B (es)
MX (1) MX171149B (es)
NO (1) NO174311C (es)
PH (1) PH25271A (es)
YU (1) YU99187A (es)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2778786B2 (ja) * 1990-03-02 1998-07-23 富士通株式会社 データ更新・復元処理方式
US5386538A (en) * 1991-04-30 1995-01-31 Texas Instruments Incorporated Data cache access for signal processing systems
US5740448A (en) * 1995-07-07 1998-04-14 Sun Microsystems, Inc. Method and apparatus for exclusive access to shared data structures through index referenced buffers
US6763424B2 (en) 2001-01-19 2004-07-13 Sandisk Corporation Partial block data programming and reading operations in a non-volatile memory
US6782464B2 (en) 2001-07-17 2004-08-24 International Business Machines Corporation Mapping a logical address to a plurality on non-logical addresses
US7242682B1 (en) 2002-10-09 2007-07-10 Storage Technology Corporation Hardware frame modifier apparatus and method for storage virtualization

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1548401A (en) * 1975-10-08 1979-07-11 Plessey Co Ltd Data processing memory space allocation and deallocation arrangements
US4084230A (en) * 1976-11-29 1978-04-11 International Business Machines Corporation Hybrid semiconductor memory with on-chip associative page addressing, page replacement and control
WO1984002784A1 (en) * 1982-12-30 1984-07-19 Ibm Virtual memory address translation mechanism with controlled data persistence

Also Published As

Publication number Publication date
EP0250876A3 (en) 1990-04-25
EP0250876B1 (en) 1994-01-19
AU7369387A (en) 1987-12-03
KR870011534A (ko) 1987-12-24
FI90805B (fi) 1993-12-15
AR244897A1 (es) 1993-11-30
YU99187A (en) 1990-06-30
CN87104487A (zh) 1988-02-17
FI872396A0 (fi) 1987-05-29
CN1010715B (zh) 1990-12-05
CA1284390C (en) 1991-05-21
FI90805C (fi) 1994-03-25
MX171149B (es) 1993-10-05
EP0250876A2 (en) 1988-01-07
DE3788824T2 (de) 1994-07-14
DK276887A (da) 1987-12-01
AU597666B2 (en) 1990-06-07
IN167131B (es) 1990-09-01
NO174311B (no) 1994-01-03
DE3788824D1 (de) 1994-03-03
KR930009092B1 (ko) 1993-09-22
FI872396A7 (fi) 1987-12-01
NO872263L (no) 1987-12-01
ATE100613T1 (de) 1994-02-15
NO872263D0 (no) 1987-05-29
NO174311C (no) 1994-04-13
BR8702715A (pt) 1988-03-01
US4833603A (en) 1989-05-23
IL82681A0 (en) 1987-11-30
DK276887D0 (da) 1987-05-29
PH25271A (en) 1991-03-27

Similar Documents

Publication Publication Date Title
EP0343567A3 (en) Multi-processing system and cache apparatus for use in the same
US4965717B1 (es)
DE3585519D1 (de) Datenverarbeitungssystem und -verfahren.
TW376488B (en) Virtual memory system with local and global virtual address translation
KR900005299A (ko) 가상계산기 시스템
DE3689696D1 (de) Datenverarbeitungssystem mit einem Hauptprozessor und einem Ko-Prozessor mit gemeinsamen Betriebsmitteln.
ATE156278T1 (de) Verfahren und vorrichtung zum ordnen und in warteschlangesetzen mehrerer speicherzugriffsanforderungen
BR9002303A (pt) Sistema de processamento de dados com gerenciamento de recurso de sistema para ele proprio e para um processador estranho associado
SE8405456D0 (sv) Mycket snabbt minnes- och minnesforvaltningssystem
DE3886756D1 (de) Betriebsmittelzugriff für Multiprozessorrechnersystem.
ATE155907T1 (de) Unterbrechungsbedienung in einem datenverarbeitungssystem
BR8700175A (pt) Processo para preservar a integridade de uma estrutura de dados e processo para uso em um sistema de processamento de dados com interrupcao de prioridade de memoria virtual
DE68926094D1 (de) Hochgeschwindigkeits-Verarbeitungssystem für Rechnergraphik
JPS643755A (en) Cache memory control system
IT1227711B (it) Sistema multiprocessore di elaborazione dati a risorse distribuite condivise e prevenzione di stallo.
IT1223142B (it) Sistema multiprocessore di elaborazione con multiplazione di dati globali
ATE251318T1 (de) Architektur für ein auf mehrere rechner verteiltes abarbeitungsprotokoll
EP0358863A3 (en) Load/store with write-intent for write-back caches
BR8905537A (pt) Sistema de computador com processadores multiplos,processo de criacao e de utilizacao de espaco de armazenamento compartilhado no mesmo e processo para retirar a atribuicao e para destruicao de espaco em um sistema de computador com processadores multiplos
CA2019299A1 (en) Multiprocessor system with multiple instruction sources
KR890017615A (ko) 멀티포트 캐시메모리를 가지는 멀티프로세서 시스템
KR850700279A (ko) 컴퓨터 및 그에 관한 개량
ATE57583T1 (de) Parallelverarbeitender rechner.
ES2049721T3 (es) Aparato y metodo de reemplazo de pagina en un sistema de tratamiento de datos que tiene una memoria virtual.
NO153509C (no) Databehandlingssystem med flere behandlingsenheter.

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 250876

Country of ref document: ES