ES2070143T3 - Metodo y dispositivo para la recuperacion de un reloj de bitio de una señal digital de comunicaciones. - Google Patents

Metodo y dispositivo para la recuperacion de un reloj de bitio de una señal digital de comunicaciones.

Info

Publication number
ES2070143T3
ES2070143T3 ES89109517T ES89109517T ES2070143T3 ES 2070143 T3 ES2070143 T3 ES 2070143T3 ES 89109517 T ES89109517 T ES 89109517T ES 89109517 T ES89109517 T ES 89109517T ES 2070143 T3 ES2070143 T3 ES 2070143T3
Authority
ES
Spain
Prior art keywords
impulse
received
flank
bitact
effective
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES89109517T
Other languages
English (en)
Inventor
Dieter Pauer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent Deutschland AG
Original Assignee
Alcatel SEL AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel SEL AG filed Critical Alcatel SEL AG
Application granted granted Critical
Publication of ES2070143T3 publication Critical patent/ES2070143T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
    • H03L7/0993—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider and a circuit for adding and deleting pulses

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Communication Control (AREA)
  • Luminescent Compositions (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Separation Of Suspended Particles By Flocculating Agents (AREA)
  • Dc Digital Transmission (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Television Systems (AREA)
  • Manipulation Of Pulses (AREA)

Abstract

PARA LA RECUPERACION DE UN BITACTO DE ESTE TIPO SE CREA UN BITACTO DE LADOS RECEPTORES MEDIENTA UN EMISOR DE TACTOS (TG) Y UN CONTADOR (Z) CON LA FRECUENCIA DE LA SEÑAL A RECIBIR. MEDIANTE UNA LOGUCA VALORACION DE FASES (PAL) SE VALORA LA POSICION TEMPORAL DEL FLANCO ASCENDENTE DE UN IMPULSO RECIBIDO EN COMPARACION CON UNA POSCION TEMPORAL PREVISTA DE FLANCO DE IMPULSOS EFECTIVO PRODUCIDO POR EL BITACTO. EN EL CASO SINCRONICO EL FLANCO DE IMPULSOS EFECTIVO VISTO EN TIEMPO ESTA SITUADO EN EL CENTRO DEL IMPULSO RECIBIDO (PALPADO MEDIO BIT). POR MOTIVO DE PROPIEDADES DE POTENCIA NO IDEALES PUEDE OSCILAR LA DURACION DE LOS PIMPULSOS RECIBIDOS EN EL VALOR DEBIDO. PARA PODER DISTINGUIR UNA SERIE DE FLANCOS MOMENTANEA DE UN IMPULSO RECIBIDO (DEMASIADO LARGO O DEMASIADO CORTO) DE UN APLAZAMIENTO DE FASES REAL SE TRANSMITE AHORA LA POSICION TEMPORAL DEL FLANCO ASCENDENTE Y DESCENDENTE DE CADA IMPULSO. SI EXISTE UN IMPULSO DE UNA DURACION DEBIDA DESVIADA EN CORTO O DEMASIDO LARGO, PERO QUE SEA SIMETRICO A LA POSICON TEMPORA PREVISTA DEL FLANCO DE IMPULSO EFECTIVO DEL BITACTO CREADO, ENTONCES SE TRATA DE UNA SECUENCIA DE FLANCOS MOMENTANEA, DE MANERA QUER NO ES NECESARIA UNA CORRECCION DE FASES.
ES89109517T 1988-06-03 1989-05-26 Metodo y dispositivo para la recuperacion de un reloj de bitio de una señal digital de comunicaciones. Expired - Lifetime ES2070143T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3818843A DE3818843A1 (de) 1988-06-03 1988-06-03 Verfahren und schaltungsanordnung zur rueckgewinnung eines bittaktes aus einem empfangenen digitalen nachrichtensignal

Publications (1)

Publication Number Publication Date
ES2070143T3 true ES2070143T3 (es) 1995-06-01

Family

ID=6355738

Family Applications (1)

Application Number Title Priority Date Filing Date
ES89109517T Expired - Lifetime ES2070143T3 (es) 1988-06-03 1989-05-26 Metodo y dispositivo para la recuperacion de un reloj de bitio de una señal digital de comunicaciones.

Country Status (14)

Country Link
US (1) US5025461A (es)
EP (1) EP0345564B1 (es)
JP (1) JPH0761067B2 (es)
CN (1) CN1011460B (es)
AT (1) ATE117482T1 (es)
AU (1) AU614138B2 (es)
CA (1) CA1308448C (es)
DE (2) DE3818843A1 (es)
ES (1) ES2070143T3 (es)
FI (1) FI97584C (es)
MX (1) MX170655B (es)
NO (1) NO180138C (es)
PT (1) PT90723A (es)
ZA (1) ZA894069B (es)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW255079B (en) * 1994-09-30 1995-08-21 At & T Corp Communications unit with data and clock recovery circuit
EP0741473A1 (de) * 1995-05-05 1996-11-06 Philips Patentverwaltung GmbH Übertragungssystem mit einer Schaltung zur Rückgewinnung eines Taktsignals
US6522188B1 (en) 1998-04-10 2003-02-18 Top Layer Networks, Inc. High-speed data bus for network switching
US7346063B1 (en) * 1998-07-08 2008-03-18 Broadcom Corporation Memory management unit for a network switch
FR2781943B1 (fr) * 1998-07-30 2000-09-15 Thomson Multimedia Sa Procede de recuperation d'horloge lors de l'echantillonnage de signaux de type numerique
US6343364B1 (en) * 2000-07-13 2002-01-29 Schlumberger Malco Inc. Method and device for local clock generation using universal serial bus downstream received signals DP and DM
JP3725869B2 (ja) * 2001-02-27 2005-12-14 ティーオーエー株式会社 クロック再生回路
US6888905B1 (en) * 2001-12-20 2005-05-03 Microtune (San Diego), Inc. Low deviation index demodulation scheme
JP3949081B2 (ja) * 2003-06-09 2007-07-25 株式会社東芝 サンプリング周波数変換装置
US7135905B2 (en) * 2004-10-12 2006-11-14 Broadcom Corporation High speed clock and data recovery system
DE602005014133D1 (de) * 2004-11-12 2009-06-04 Analog Devices Inc Zeitsystem und verfahren für ein drahtloses sendeempfangssystem
CN100397356C (zh) * 2004-12-17 2008-06-25 上海环达计算机科技有限公司 Pci测试卡及其测试方法
KR101088065B1 (ko) * 2006-06-29 2011-11-30 니폰덴신뎅와 가부시키가이샤 Ｃｄｒ 회로
KR101381359B1 (ko) * 2006-08-31 2014-04-04 가부시키가이샤 한도오따이 에네루기 켄큐쇼 클록 생성 회로 및 이 클록 생성 회로를 구비한 반도체장치
DE102007002302A1 (de) * 2007-01-16 2008-07-24 Austriamicrosystems Ag Anordnung und Verfahren zur Rückgewinnung eines Trägersignals und Demodulationseinrichtung
US7719256B1 (en) * 2008-03-20 2010-05-18 The United States Of America As Represented By The Secretary Of The Navy Method for determining a separation time
WO2014181573A1 (ja) * 2013-05-10 2014-11-13 三菱電機株式会社 信号処理装置

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3668315A (en) * 1970-05-15 1972-06-06 Hughes Aircraft Co Receiver timing and synchronization system
US3697689A (en) * 1970-12-23 1972-10-10 North American Rockwell Fine timing recovery system
DE2354103A1 (de) * 1973-10-29 1975-05-07 Siemens Ag Schaltungsanordnung zur regelung der phasenlage eines taktsignals
DE2435687C3 (de) * 1974-07-24 1979-06-07 Siemens Ag, 1000 Berlin Und 8000 Muenchen Schaltungsanordnung zum Empfangen von isochron binär modulierten Signalen in Fernmeldeanlagen
JPS5541074A (en) * 1978-09-19 1980-03-22 Fujitsu Ltd Timing pick up system
DE2935353A1 (de) * 1979-09-01 1981-03-19 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Einrichtung zum synchronisieren des empfangsbittaktes eines datenempfaengers entsprechend den bituebergaengen des datensignals
US4546394A (en) * 1982-01-29 1985-10-08 Sansui Electric Co., Ltd. Signal reconstruction circuit for digital signals
JPS59143444A (ja) * 1983-02-04 1984-08-17 Hitachi Ltd デイジタルフエ−ズロツクドル−プ回路
US4535461A (en) * 1983-06-01 1985-08-13 Cincinnati Electronics Corporation Digital clock bit synchronizer
JPS60251741A (ja) * 1984-05-28 1985-12-12 Fujitsu Ltd 識別回路
ATE63793T1 (de) * 1985-05-15 1991-06-15 Siemens Ag Schaltungsanordnung zur rueckgewinnung des taktes eines isochronen binaersignales.
IT1222405B (it) * 1987-07-30 1990-09-05 Gte Telecom Spa Estrattore digitale di segnale orologio con aggancio e correzione di fase per segnali bipolari
US4789996A (en) * 1988-01-28 1988-12-06 Siemens Transmission Systems, Inc. Center frequency high resolution digital phase-lock loop circuit
US4896337A (en) * 1988-04-08 1990-01-23 Ampex Corporation Adjustable frequency signal generator system with incremental control

Also Published As

Publication number Publication date
FI892643A7 (fi) 1989-12-04
FI97584C (fi) 1997-01-10
AU614138B2 (en) 1991-08-22
FI892643A0 (fi) 1989-05-31
NO180138B (no) 1996-11-11
ZA894069B (en) 1990-09-26
DE58908897D1 (de) 1995-03-02
FI97584B (fi) 1996-09-30
MX170655B (es) 1993-09-03
DE3818843A1 (de) 1989-12-07
CA1308448C (en) 1992-10-06
JPH0761067B2 (ja) 1995-06-28
NO180138C (no) 1997-02-19
PT90723A (pt) 1989-12-29
CN1038736A (zh) 1990-01-10
EP0345564B1 (de) 1995-01-18
AU3502489A (en) 1989-12-07
EP0345564A3 (de) 1991-04-10
CN1011460B (zh) 1991-01-30
JPH0250643A (ja) 1990-02-20
EP0345564A2 (de) 1989-12-13
NO892151L (no) 1989-12-04
ATE117482T1 (de) 1995-02-15
US5025461A (en) 1991-06-18
NO892151D0 (no) 1989-05-29

Similar Documents

Publication Publication Date Title
ES2070143T3 (es) Metodo y dispositivo para la recuperacion de un reloj de bitio de una señal digital de comunicaciones.
JPS5787620A (en) Clock generating circuit
JPS5746553A (en) Code synchronizing device
JPS5577260A (en) Error detection system of digital communication unit
JPS5986967A (ja) 垂直同期制御回路及びテレビジョン受像機
CN103199981A (zh) 一种数字同步脉冲信号皮秒级抖动传输系统及方法
AR008275A1 (es) Indicador de enganche de frecuencia para un demodulador de bucle enganchado en frecuencia y fase.
EP1154553A2 (en) Method and circuit for synchronizing parallel voltage source inverters
JPS5468617A (en) Signal recorder-reproducer
RU1807426C (ru) Способ определени рассто ни до места повреждени на лини х электропередачи и устройство дл его осуществлени
RU2098861C1 (ru) Способ съема кода состояния счетчика на регистр индикации
JPH0644756B2 (ja) 同期クロツク発生回路
SU560360A1 (ru) Устройство дл демодул ции частотноманипулированных сигналов
SU565408A1 (ru) Приемник сигналов относительной фазовой манипул ции
SU788411A1 (ru) Устройство коррекции фазы
SU901991A1 (ru) Устройство дл синхронизации часов
SU1383510A1 (ru) Устройство дл декодировани манчестерского кода
SU868326A1 (ru) Датчик перемещений
SU1252961A1 (ru) Устройство синфазного приема импульсных сигналов
RU1786659C (ru) Устройство восстановлени несущей фазоманипулированного сигнала
ES2096659T3 (es) Procedimiento y disposicion para la transmision de señales de sincronizacion en una red en la jerarquia digital sincronica.
SU1401630A1 (ru) Устройство дл фазовой синхронизации
SU1309297A1 (ru) Распределитель импульсов
SU564623A1 (ru) Электронные часы с коррекцией показаний по сигналам проверки времени
SU1106008A1 (ru) Селектор серий импульсов по длительности

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 345564

Country of ref document: ES