ES2076314T3 - Sincronizacion de marco de un flujo de datos. - Google Patents

Sincronizacion de marco de un flujo de datos.

Info

Publication number
ES2076314T3
ES2076314T3 ES90304786T ES90304786T ES2076314T3 ES 2076314 T3 ES2076314 T3 ES 2076314T3 ES 90304786 T ES90304786 T ES 90304786T ES 90304786 T ES90304786 T ES 90304786T ES 2076314 T3 ES2076314 T3 ES 2076314T3
Authority
ES
Spain
Prior art keywords
frame synchronization
data flow
collector
fixed length
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES90304786T
Other languages
English (en)
Inventor
Simon Daniel Brueckheimer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nortel Networks Ltd
Original Assignee
Northern Telecom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Northern Telecom Ltd filed Critical Northern Telecom Ltd
Application granted granted Critical
Publication of ES2076314T3 publication Critical patent/ES2076314T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/33—Synchronisation based on error coding or decoding
    • H03M13/333—Synchronisation on a multi-bit block basis, e.g. frame synchronisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/048—Speed or phase control by synchronisation signals using the properties of error detecting or error correcting codes, e.g. parity as synchronisation signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • H03M13/091—Parallel or block-wise CRC computation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Mobile Radio Communication Systems (AREA)

Abstract

UNA CORRIENTE DE DATOS DISPONE DE BASTIDORES DE LONGITUD VARIABLE O FIJA, AUNQUE DETERMINADA E INCLUYE UN COLECTOR DE LONGITUD FIJA EN UNA POSICION PREDETERMINADA EN EL BASTIDOR, DICHO COLECTOR DISPONE DE UNA ESTRUCTURA DE CODIGO LINEAL SISTEMATICO QUE INCLUYE DIGITOS DE INFORMACION Y DIGITOS DE VERIFICACION. LOS DIGITOS DE VERIFICACION SE UTILIZAN PARA LA DETECCION DE SINCRONIZACION DE MARCO, COMO ASI TAMBIEN PARA DETECTAR Y CORREGIR ERRORES, UTILIZANDO, POR EJEMPLO, UN DECODIFICADOR CRC (CONTROL DE REDUNDANCIA CICLICA) MODIFICADO.
ES90304786T 1989-05-04 1990-05-02 Sincronizacion de marco de un flujo de datos. Expired - Lifetime ES2076314T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB898910255A GB8910255D0 (en) 1989-05-04 1989-05-04 Data stream frame synchronisation

Publications (1)

Publication Number Publication Date
ES2076314T3 true ES2076314T3 (es) 1995-11-01

Family

ID=10656213

Family Applications (1)

Application Number Title Priority Date Filing Date
ES90304786T Expired - Lifetime ES2076314T3 (es) 1989-05-04 1990-05-02 Sincronizacion de marco de un flujo de datos.

Country Status (9)

Country Link
EP (1) EP0396403B1 (es)
JP (1) JP3046988B2 (es)
AU (1) AU629334B2 (es)
CA (2) CA2015933C (es)
DE (1) DE69019777T2 (es)
DK (1) DK0396403T3 (es)
ES (1) ES2076314T3 (es)
GB (2) GB8910255D0 (es)
NO (1) NO304290B1 (es)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01141436A (ja) * 1987-11-27 1989-06-02 Sony Corp フレーム同期化方法
ES2104629T3 (es) * 1990-04-21 1997-10-16 Sel Alcatel Ag Metodo de sincronizacion para sistemas sdh y metodo y circuito para reconocer diversas estructuras de datos.
CA2055172A1 (en) * 1990-12-10 1992-06-11 Joseph H. Condon Error detection and framing in packets transmitted in a sequence of fixed-length cells
JP2655547B2 (ja) * 1991-03-13 1997-09-24 富士通株式会社 Ｃｒｃ演算方法及びａｔｍ交換方式におけるｈｅｃ同期装置
US5267249A (en) * 1991-05-09 1993-11-30 Codex Corporation Device and method for asynchronous cyclic redundancy checking for digital receivers
FI95982C (fi) * 1994-04-11 1996-04-10 Nokia Telecommunications Oy Menetelmä aikajakoisen tietoliikennesignaalin siirtämiseksi
GB9419785D0 (en) * 1994-09-30 1994-11-16 Plessey Telecomm Cyclic redundancy code checking
EP0797877A1 (en) * 1994-12-12 1997-10-01 BRITISH TELECOMMUNICATIONS public limited company Digital transmission system for encoding and decoding attribute data into error checking symbols of main data
DE19519946A1 (de) * 1995-06-02 1996-12-05 Thomson Brandt Gmbh Verfahren zur Synchronisation eines aus Informationsdaten und einem anschließenden Prüfsummenfeld bestehenden empfangenen Datenblocks sowie Vorrichtung zur Durchführung des Verfahrens
JPH09284270A (ja) * 1996-04-19 1997-10-31 Nec Corp シンボル同期追従方法及びそれを適用したシンボル同期追従装置
JP2967748B2 (ja) * 1997-03-05 1999-10-25 日本電気株式会社 Ａｔｍセル同期回路
JP2003078421A (ja) * 2001-09-04 2003-03-14 Canon Inc 符号系列の先頭位置検出方法とその装置、それを用いた復号方法とその装置
US20050114751A1 (en) * 2003-11-24 2005-05-26 Ungstad Steve J. Two input differential cyclic accumulator
US9071344B2 (en) 2005-08-22 2015-06-30 Qualcomm Incorporated Reverse link interference cancellation
US8611305B2 (en) 2005-08-22 2013-12-17 Qualcomm Incorporated Interference cancellation for wireless communications
US7933256B2 (en) 2008-02-27 2011-04-26 Qualcomm Incorporated Coherent single antenna interference cancellation for GSM/GPRS/EDGE
US20100046660A1 (en) 2008-05-13 2010-02-25 Qualcomm Incorporated Interference cancellation under non-stationary conditions
US9408165B2 (en) 2008-06-09 2016-08-02 Qualcomm Incorporated Increasing capacity in wireless communications
US9277487B2 (en) 2008-08-01 2016-03-01 Qualcomm Incorporated Cell detection with interference cancellation
US9237515B2 (en) 2008-08-01 2016-01-12 Qualcomm Incorporated Successive detection and cancellation for cell pilot detection
US8509293B2 (en) 2008-08-19 2013-08-13 Qualcomm Incorporated Semi-coherent timing propagation for GERAN multislot configurations
US8503591B2 (en) 2008-08-19 2013-08-06 Qualcomm Incorporated Enhanced geran receiver using channel input beamforming
US9160577B2 (en) 2009-04-30 2015-10-13 Qualcomm Incorporated Hybrid SAIC receiver
US8787509B2 (en) 2009-06-04 2014-07-22 Qualcomm Incorporated Iterative interference cancellation receiver
US8831149B2 (en) 2009-09-03 2014-09-09 Qualcomm Incorporated Symbol estimation methods and apparatuses
US8619928B2 (en) 2009-09-03 2013-12-31 Qualcomm Incorporated Multi-stage interference suppression
JP2013512593A (ja) 2009-11-27 2013-04-11 クゥアルコム・インコーポレイテッド 無線通信における容量の増加
JP6091895B2 (ja) 2009-11-27 2017-03-08 クゥアルコム・インコーポレイテッドＱｕａｌｃｏｍｍ Ｉｎｃｏｒｐｏｒａｔｅｄ 無線通信における容量の増加
CN110365342B (zh) * 2019-06-06 2023-05-12 中车青岛四方机车车辆股份有限公司 波形解码方法及装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE656364A (es) * 1963-11-29
US3466601A (en) * 1966-03-17 1969-09-09 Bell Telephone Labor Inc Automatic synchronization recovery techniques for cyclic codes
US3466501A (en) * 1966-09-08 1969-09-09 Gordon W Young Self-illuminating devices and systems
US4729123A (en) * 1986-08-14 1988-03-01 General Datacomm, Inc. Method for establishing and maintaining synchronization between communicating multiplexers using checksum values

Also Published As

Publication number Publication date
GB2232040B (en) 1993-10-06
EP0396403A1 (en) 1990-11-07
CA2015933A1 (en) 1990-11-04
NO304290B1 (no) 1998-11-23
NO901979D0 (no) 1990-05-03
JPH0380727A (ja) 1991-04-05
GB2232040A (en) 1990-11-28
NO901979L (no) 1990-11-05
CA2296835A1 (en) 1990-11-04
GB9009933D0 (en) 1990-06-27
CA2015933C (en) 2000-03-28
AU629334B2 (en) 1992-10-01
DE69019777T2 (de) 1995-11-09
JP3046988B2 (ja) 2000-05-29
DE69019777D1 (de) 1995-07-06
AU5470990A (en) 1990-11-08
GB8910255D0 (en) 1989-06-21
EP0396403B1 (en) 1995-05-31
DK0396403T3 (da) 1995-07-03

Similar Documents

Publication Publication Date Title
ES2076314T3 (es) Sincronizacion de marco de un flujo de datos.
EP0844741A3 (en) Error correction device
KR870003511A (ko) 코드 에러 정정 방법
DE69215743D1 (de) Fehlerkorrekturkodierungsverfahren mit mindestens zwei parallellen, systematischen Faltungsenkodern, iterativem Dekodierungsverfahren, Dekodierungsmodul und Dekoder dafür
DK156924C (da) Apparat til detektering af fejl i genstande, fortrinsvis glasgenstande.
ES2040773T3 (es) Metodo de control de la cantidad de agua extraida por ultrafiltracion, y dispositivo de control de la cantidad de agua extraida por ultrafiltracion en hemodialisis.
DE69015970D1 (de) Optischer Schalter für Abblend- und Fernlicht für mehrere nebeneinander angeordnete Scheinwerfer mit Opakenblenden.
ATE453166T1 (de) Verfahren und einrichtung zur codierung und decodierung
GT199200037A (es) Lentes oftalmicos blandos de permeabilidad al oxigeno alta
DE69014593D1 (de) Gastrennung mit semipermeablen membranen.
DE3280247D1 (de) Kodierverfahren mit fehlerkorrektur.
NL177033C (nl) Lichtdoorlatend paneel, bestaande uit ten minste twee ruiten.
EP0663821A4 (en) BLOOD SUBSTITUTE WITH FLUOROCARBON.
DE3586328D1 (de) Digitales uebertragungssystem mit einem fehlerkorrekturkoder und dekoder und einem verwuerfler/entwuerfler.
DE68919183D1 (de) Fluorsilikonkautschuk mit niedrigem Druckverformungsrest.
EP0402058A3 (en) Predictive decoding device correcting code errors
DE69114082D1 (de) Kodierungsgerät zur Fehlerkorrektur.
DE68911741D1 (de) Abgedichtete Hochfluss-Neutronenröhre.
DE3778492D1 (de) Membran-affinitaet-konzentrationsimmuntest.
DE69023975D1 (de) Tandem-montierte, stirnseitige Dichtungen.
BR9815072A (pt) Palavra de código para uso em mìdias ópticas digitais e método para a sua geração
DE68919253D1 (de) Bildröhre, als Lichtquelle verwendet.
JPS53139426A (en) Decoding device
FI812274A7 (fi) Regeneraattori, jossa on koodisääntövirhetarkastin.
SU603138A1 (ru) Устройство декодировани линейного циклического кода

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 396403

Country of ref document: ES