ES2076418T3 - Modulo interfaz de transferencia de datos. - Google Patents

Modulo interfaz de transferencia de datos.

Info

Publication number
ES2076418T3
ES2076418T3 ES91110942T ES91110942T ES2076418T3 ES 2076418 T3 ES2076418 T3 ES 2076418T3 ES 91110942 T ES91110942 T ES 91110942T ES 91110942 T ES91110942 T ES 91110942T ES 2076418 T3 ES2076418 T3 ES 2076418T3
Authority
ES
Spain
Prior art keywords
data
transmission
locations
interface module
reading
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES91110942T
Other languages
English (en)
Inventor
Alain Chateau
Emmanuel Rousseau
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel CIT SA
Original Assignee
Alcatel Mobile Communication France SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Mobile Communication France SA filed Critical Alcatel Mobile Communication France SA
Application granted granted Critical
Publication of ES2076418T3 publication Critical patent/ES2076418T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L13/00—Details of the apparatus or circuits covered by groups H04L15/00 or H04L17/00
    • H04L13/02—Details not particular to receiver or transmitter
    • H04L13/08—Intermediate storage means

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Computer And Data Communications (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Indexing, Searching, Synchronizing, And The Amount Of Synchronization Travel Of Record Carriers (AREA)

Abstract

LA INVENCION SE REFIERE A UN MODULO INTERFACE DE DATOS QUE COMPRENDE: IFERENTES EMPLAZAMIENTOS LOCALIZADOS POR UNA DIRECCION PROPORCIONADA POR UN GENERADOR DE DIRECCIONES (2) QUE ADQUIERE, POR BLOQUE DE MEDIDA QUE PUEDE SER VARIABLE, UN CONJUNTO DE DATOS QUE SE MEMORIZAN ENTONCES SUCESIVAMENTE EN DICHOS EMPLAZAMIENTOS. DE MEDIOS DE ADQUISICION Y DE GRABACION (4), QUE AUTORIZA LA GENERACION DE DIRECCIONES Y EL CARGO EN DICHA ZONA DE ALMACENAMIENTO (1). ESTOS MISMOS MEDIOS DE CONTROL (3), ASOCIADOS A MEDIOS DE LECTURA Y DE EMISION DE DICHOS DATOS QUE SE EXTRAEN ENTONCES UNA A UNA DE DICHOS EMPLAZAMIENTOS, SIENDO EL PRIMER DATO EMITIDO EL ULTIMO GRABADO, DESDE EL GENERADOR DE DIRECCIONES (2) QUE PERMITEN VERIFICAR QUE EL NUMERO DE DATOS EMITIDOS DI ES IGUAL AL NUMERO DE DATOS ADQUIRIDOS DO Y PROPORCIONAR UNA PALABRA DE ESTADO ST CUYA LECTURA INFORMA ENTONCES SOBRE EL BUEN DESARROLLO DE LA EMISION.
ES91110942T 1990-07-02 1991-07-02 Modulo interfaz de transferencia de datos. Expired - Lifetime ES2076418T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9008338A FR2664114A1 (fr) 1990-07-02 1990-07-02 Module interface de transfert de donnees.

Publications (1)

Publication Number Publication Date
ES2076418T3 true ES2076418T3 (es) 1995-11-01

Family

ID=9398236

Family Applications (1)

Application Number Title Priority Date Filing Date
ES91110942T Expired - Lifetime ES2076418T3 (es) 1990-07-02 1991-07-02 Modulo interfaz de transferencia de datos.

Country Status (10)

Country Link
US (1) US5307472A (es)
EP (1) EP0464768B1 (es)
JP (1) JPH04233646A (es)
AT (1) ATE127302T1 (es)
AU (1) AU643532B2 (es)
DE (1) DE69112516T2 (es)
DK (1) DK0464768T3 (es)
ES (1) ES2076418T3 (es)
FR (1) FR2664114A1 (es)
GR (1) GR3017995T3 (es)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2845115B2 (ja) * 1993-12-29 1999-01-13 ヤマハ株式会社 デジタル信号処理回路
US20070192516A1 (en) * 2006-02-16 2007-08-16 Standard Microsystems Corporation Virtual FIFO automatic data transfer mechanism
US8239603B2 (en) * 2006-05-03 2012-08-07 Standard Microsystems Corporation Serialized secondary bus architecture
US7631110B2 (en) * 2006-05-03 2009-12-08 Standard Microsystems Corporation Address assignment through device ID broadcast
US8762589B2 (en) * 2010-01-22 2014-06-24 National Instruments Corporation Data transfer between devices maintaining state data
US8780168B2 (en) 2011-12-16 2014-07-15 Logitech Europe S.A. Performing DMA transfer of audio and video data received over a serial bus
DE102013108973B3 (de) 2013-08-20 2014-09-11 Simonswerk, Gesellschaft mit beschränkter Haftung Scharnier sowie Türanordnung

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4394729A (en) * 1980-10-16 1983-07-19 Ncr Corporation Jump return stack
US4458314A (en) * 1982-01-07 1984-07-03 Bell Telephone Laboratories, Incorporated Circuitry for allocating access to a demand shared bus
JPS5995660A (ja) * 1982-11-22 1984-06-01 Nec Corp デ−タ処理装置
US4704679A (en) * 1985-06-11 1987-11-03 Burroughs Corporation Addressing environment storage for accessing a stack-oriented memory
FR2625392B1 (fr) * 1987-12-24 1993-11-26 Quinquis Jean Paul Circuit de gestion de pointeurs d'ecriture de files tampons notamment pour commutateur temporel de paquets auto-acheminables
JPH02159624A (ja) * 1988-12-13 1990-06-19 Nec Corp 先入れ先出しレジスタ装置
JPH0483439A (ja) * 1990-07-25 1992-03-17 Fujitsu Ltd データ転送量異常検出方式

Also Published As

Publication number Publication date
AU7936391A (en) 1992-01-02
EP0464768A1 (fr) 1992-01-08
DE69112516T2 (de) 1996-02-08
DE69112516D1 (de) 1995-10-05
GR3017995T3 (en) 1996-02-29
EP0464768B1 (fr) 1995-08-30
FR2664114B1 (es) 1994-08-19
FR2664114A1 (fr) 1992-01-03
DK0464768T3 (da) 1995-11-27
US5307472A (en) 1994-04-26
JPH04233646A (ja) 1992-08-21
ATE127302T1 (de) 1995-09-15
AU643532B2 (en) 1993-11-18

Similar Documents

Publication Publication Date Title
US5295255A (en) Method and apparatus for programming a solid state processor with overleaved array memory modules
US4147083A (en) Programmable voice characteristic memory system
KR910010328A (ko) 패리티 능력을 가진 디스크 배열 제어기
JPH02503722A (ja) セツト連想メモリ
KR950033816A (ko) 디지탈 영상/그래픽 프로세싱을 위한 마이크로프로세서에서 회로, 아키텍처 및 방법
KR870011615A (ko) 부분 서입 제어장치
ES2076418T3 (es) Modulo interfaz de transferencia de datos.
TW330273B (en) The image-processing device and method for mapping image memory
DK300788A (da) Fremgangsmaade og indretning til udoevelse af to instruktionssekvenser i en paa forhaand fastlagt raekkefoelge.
KR910014825A (ko) 데이타 처리 시스템 및 메모리 어레이 테스팅 처리 방법
EP0646902A3 (en) Device for receiving and transmitting a plurality of parallel signals.
DK300888A (da) Fremgangsmaade og indretning til udoevelse af to instruktionssekvenser i en paa forhaand fastlagt raekkefoelge.
KR970022704A (ko) Cd-rom 구동 시스템의 고속 메모리 제어회로 및 그 방법
KR950033868A (ko) 데이타 처리 장치
JPS5578365A (en) Memory control unit
JPS6426250A (en) Memory readout circuit for cpu
KR960042290A (ko) 컴퓨터의 입/출력 컴피그레이션 셋팅시스템 및 방법
KR900000773A (ko) 캐쉬 메모리 유닛을 액세스하기 위해 가상 어드레스를 실제 어드레스로 번역하는 장치 및 방법
JPS55108996A (en) Memory test system
JPS5619599A (en) Data processor having memory unit
JPS57176464A (en) Data transfer system
KR930016890A (ko) 파이프라인식 버스로 캐쉬 액세스를 수행하는 방법
JPS5798059A (en) Information processing device
JPS5798197A (en) Multiplexing memory device
JPH03142536A (ja) 記憶装置の診断方式

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 464768

Country of ref document: ES