ES2081897T3 - Etapa de salida sobre una union serie sincrona, en particular para tarjeta de interface numerica que equipa una central telefonica, y central telefonica equipada con tales tarjetas de interface. - Google Patents

Etapa de salida sobre una union serie sincrona, en particular para tarjeta de interface numerica que equipa una central telefonica, y central telefonica equipada con tales tarjetas de interface.

Info

Publication number
ES2081897T3
ES2081897T3 ES90121032T ES90121032T ES2081897T3 ES 2081897 T3 ES2081897 T3 ES 2081897T3 ES 90121032 T ES90121032 T ES 90121032T ES 90121032 T ES90121032 T ES 90121032T ES 2081897 T3 ES2081897 T3 ES 2081897T3
Authority
ES
Spain
Prior art keywords
telephone center
synchronous serial
union
numerical
exit stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES90121032T
Other languages
English (en)
Inventor
Rene Graouer
Jean Hoff
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ALE International SAS
Original Assignee
Alcatel Business Systemes SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Business Systemes SA filed Critical Alcatel Business Systemes SA
Application granted granted Critical
Publication of ES2081897T3 publication Critical patent/ES2081897T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Prepayment Telephone Systems (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Communication Control (AREA)
  • Facsimiles In General (AREA)
  • Radio Relay Systems (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

PASO DE SALIDA EN PARTICULAR PARA INTERFASE NUMERICO QUE EQUIPA UNA CENTRAL TELEFONICA EN LA QUE LA CONTENCION SE RESUELVE POR DRAIN O COLECTOR ABIERTO. UN MUTIPLEXOR (13), ACCIONADO POR UNA SEÑAL (CONT) REPRESENTATIVA DE LA FASE DE RESOLUCION DE CONTENCION, PERMITE HACER FUNCIONAR EL BUFFER (8, 9) EN DRAIN O COLECTOR ABIERTO DURANTE LA FASE DE RESOLUCION DE CONTENCION, Y EN TOTEM POLO DURANTE LA FASE DE TRANSMISION DE SU TRAMA POR EL MAESTRO. ASI ES POSIBLE REALIZAR UN AUMENTO DE FLUJO SOBRE EL ENLACE DE SERIE SINCRONA (3).
ES90121032T 1989-11-08 1990-11-02 Etapa de salida sobre una union serie sincrona, en particular para tarjeta de interface numerica que equipa una central telefonica, y central telefonica equipada con tales tarjetas de interface. Expired - Lifetime ES2081897T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8914664A FR2654278B1 (fr) 1989-11-08 1989-11-08 Etage de sortie sur un lien serie synchrone, en particulier pour carte d'interface numerique equipant un central telephonique, et central telephonique equipe de telles cartes d'interface.

Publications (1)

Publication Number Publication Date
ES2081897T3 true ES2081897T3 (es) 1996-03-16

Family

ID=9387210

Family Applications (1)

Application Number Title Priority Date Filing Date
ES90121032T Expired - Lifetime ES2081897T3 (es) 1989-11-08 1990-11-02 Etapa de salida sobre una union serie sincrona, en particular para tarjeta de interface numerica que equipa una central telefonica, y central telefonica equipada con tales tarjetas de interface.

Country Status (6)

Country Link
EP (1) EP0427137B1 (es)
AT (1) ATE133506T1 (es)
AU (1) AU634300B2 (es)
DE (1) DE69025035T2 (es)
ES (1) ES2081897T3 (es)
FR (1) FR2654278B1 (es)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69316215T2 (de) * 1993-10-29 1998-04-16 St Microelectronics Srl Zum Arbeiten mit niedrigen und hohen Spannungen geeignete Eingangs-/Ausgangsstufe
US5696994A (en) * 1995-05-26 1997-12-09 National Semiconductor Corporation Serial interface having control circuits for enabling or disabling N-channel or P-channel transistors to allow for operation in two different transfer modes

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4490631A (en) * 1982-08-30 1984-12-25 National Semiconductor Corporation Totem pole/open collector selectable output circuit
JPH0821846B2 (ja) * 1989-02-03 1996-03-04 日本電気株式会社 ワイアード信号ドライブ回路

Also Published As

Publication number Publication date
FR2654278B1 (fr) 1992-01-10
DE69025035D1 (de) 1996-03-07
FR2654278A1 (fr) 1991-05-10
ATE133506T1 (de) 1996-02-15
AU634300B2 (en) 1993-02-18
DE69025035T2 (de) 1996-05-30
AU6553890A (en) 1991-05-16
EP0427137A1 (fr) 1991-05-15
EP0427137B1 (fr) 1996-01-24

Similar Documents

Publication Publication Date Title
EP0251151A2 (en) Programmable fifo buffer
KR850005654A (ko) 표시 장치
JPS5477014A (en) Constituting method ror picture information service system
JPS57111810A (en) Digital signal processor
JPS5771063A (en) Conversion and storage system for picture information
MY121549A (en) Unified program guide interface
JPS56161734A (en) Interface device for pcm signal
EP0296862A3 (en) Multiprocessor information exchange
DE59611337D1 (de) Synchrones digitales Übertragungssystem
ES2081897T3 (es) Etapa de salida sobre una union serie sincrona, en particular para tarjeta de interface numerica que equipa una central telefonica, y central telefonica equipada con tales tarjetas de interface.
ATE22379T1 (de) Geraet zur flimmerfreien wiedergabe von fernsehbildern und text- und graphikseiten.
CA2153908A1 (en) Compact Image Conversion System Operable at a High Speed
JPS57152066A (en) Opu communication system in multi-opu system
JPS5428634A (en) Picture reproducing system
JPS57163216A (en) Optical matrix switch
JPS54142927A (en) Transmitter of telautogram information
JPS5619184A (en) Print system
JPS53101234A (en) Address converting device
JPS5218137A (en) Color-scheme conversion display system
JPS56112181A (en) Decoder for facsimile
JPS52150944A (en) Information transfer control unit
JPS5437637A (en) Card reader
JPS5690652A (en) Circuit connection system
JPS5636736A (en) Buffer control system
TW357323B (en) Image processing device capable of providing high quality image data without deterioration of the image quality

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 427137

Country of ref document: ES