ES2084925T3 - Circuito para la entrada y/o salida aseguradas de datos binarios. - Google Patents
Circuito para la entrada y/o salida aseguradas de datos binarios.Info
- Publication number
- ES2084925T3 ES2084925T3 ES92250008T ES92250008T ES2084925T3 ES 2084925 T3 ES2084925 T3 ES 2084925T3 ES 92250008 T ES92250008 T ES 92250008T ES 92250008 T ES92250008 T ES 92250008T ES 2084925 T3 ES2084925 T3 ES 2084925T3
- Authority
- ES
- Spain
- Prior art keywords
- modules
- output
- computer system
- computer
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operations
- G06F11/1497—Time redundant execution of software on a single processing unit
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Program-control systems
- G05B19/02—Program-control systems electric
- G05B19/04—Program control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Program control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0423—Input/output
- G05B19/0425—Safety, monitoring
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/27—Built-in tests
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Automation & Control Theory (AREA)
- Computer Hardware Design (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Credit Cards Or The Like (AREA)
- Communication Control (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Debugging And Monitoring (AREA)
- Control By Computers (AREA)
- Storage Device Security (AREA)
Abstract
PARA UNA ENTRADA/SALIDA COMPUTERIZADA DE SEÑALIZACIONES Y COMANDOS, SE PREVEEN UNA SERIE DE MODULOS DE ENTRADA (OE1 A OE4) Y DE MODULOS DE SALIDA. ESTOS SON ACTIVADOS POR UN SISTEMA COMPUTERIZADO (R) A TRAVES DE UN PRIMER REGISTRO (R1. 1), CONDUCIENDOSE LAS SEÑALIZACIONES SUCESIVAS DE UN PROCESO AL SISTEMA COMPUTERIZADO A TRAVES DE UNA LINEA DE DATOS (D1) COMUN O EMITIENDOSE UN COMANDO A UN PROCESO. EL POTENCIAL QUE SE ACUMULA EN LA SALIDA DEL PRIMER REGISTRO (R1.1) ES REENVIADO AL SISTEMA COMPUTERIZADO A TRAVES DE UN SEGUNDO REGISTRO (R2.1). EL SISTEMA RECONOCE A QUE MODULO HAY QUE ASOCIAR LA SEÑALIZACION QUE SE ENCUENTRA EN LA LINEA DE DATOS (D1). EN UN FUNCIONAMIENTO DE CONTROL, LOS MODULOS SE CONECTAN-DESCONECTAN O SE CONECTAN Y SE DESCONECTAN SECUENCIALMENTE. LAS SEÑALIZACIONES DE LOS ESTADOS DE LOS MODULOS QUE SE OBTIENEN, SE INTRODUCEN A TRAVES DE UNA LINEA ESPECIAL DE DATOS (DP1) Y SE ANALIZAN. ESTE ESQUEMA DE CONEXIONES ES ESPECIALMENTE APTO PARA PEQUEÑAS INSTALACIONES COMPUTERIZADAS, CUYA CARGA BASE DEL ORDENADOR PUEDE SER RELATIVAMENTE ALTA PARA EJECUTAR LAS RUTINAS DE CONTROL, PERO QUE TIENEN UN INTERES ESPECIAL EN MINIMIZAR EL DESPLIEGUE DE HARDWARE.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE4100699A DE4100699A1 (de) | 1991-01-11 | 1991-01-11 | Schaltung zum gesicherten ein- und/oder ausgeben binaerer daten |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES2084925T3 true ES2084925T3 (es) | 1996-05-16 |
Family
ID=6422873
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES92250008T Expired - Lifetime ES2084925T3 (es) | 1991-01-11 | 1992-01-10 | Circuito para la entrada y/o salida aseguradas de datos binarios. |
Country Status (6)
| Country | Link |
|---|---|
| EP (1) | EP0494728B1 (es) |
| AT (1) | ATE136668T1 (es) |
| DE (2) | DE4100699A1 (es) |
| DK (1) | DK0494728T3 (es) |
| ES (1) | ES2084925T3 (es) |
| GR (1) | GR3019641T3 (es) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE19707241C2 (de) * | 1997-02-25 | 2000-05-31 | Pilz Gmbh & Co | Modulares Sicherheitsschaltgerät |
| DE19823441C1 (de) * | 1998-05-19 | 1999-07-08 | Siemens Ag | Digitaleingabebaugruppe |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3503287A1 (de) * | 1985-01-31 | 1986-08-07 | Siemens AG, 1000 Berlin und 8000 München | Ein/ausgabeschaltung fuer mikrocomputer zum erkennen fehlerhaft arbeitender register |
-
1991
- 1991-01-11 DE DE4100699A patent/DE4100699A1/de not_active Withdrawn
-
1992
- 1992-01-10 ES ES92250008T patent/ES2084925T3/es not_active Expired - Lifetime
- 1992-01-10 DE DE59205920T patent/DE59205920D1/de not_active Expired - Fee Related
- 1992-01-10 EP EP92250008A patent/EP0494728B1/de not_active Expired - Lifetime
- 1992-01-10 AT AT92250008T patent/ATE136668T1/de not_active IP Right Cessation
- 1992-01-10 DK DK92250008.7T patent/DK0494728T3/da active
-
1996
- 1996-04-11 GR GR960400940T patent/GR3019641T3/el unknown
Also Published As
| Publication number | Publication date |
|---|---|
| EP0494728A1 (de) | 1992-07-15 |
| ATE136668T1 (de) | 1996-04-15 |
| DE4100699A1 (de) | 1992-07-16 |
| GR3019641T3 (en) | 1996-07-31 |
| DK0494728T3 (da) | 1996-08-19 |
| EP0494728B1 (de) | 1996-04-10 |
| DE59205920D1 (de) | 1996-05-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4250526A (en) | Optical information reading device | |
| ATE195383T1 (de) | Datenverwaltungssystem | |
| EP0380851A3 (en) | Modular crossbar interconnections in a digital computer | |
| KR950008223B1 (en) | Data processing system with pluggable option card | |
| DE69318600D1 (de) | On-line-Ersetzen eines Moduls in einer Datenverarbeitungsanlage mit mehreren Modulen | |
| SE9202036D0 (sv) | System for dynamically linking modular portions of computer software | |
| ES2065507T3 (es) | Lector de tarjetas con circuito integrado de contactos. | |
| CA2037989A1 (en) | Control system for multi-processor system | |
| US5778244A (en) | Digital signal processing unit using digital signal processor array with recirculation | |
| AU5062293A (en) | A re-sequencing unit | |
| ES2084925T3 (es) | Circuito para la entrada y/o salida aseguradas de datos binarios. | |
| DE3881172D1 (de) | Matrix-schalter. | |
| EP0487254A2 (en) | Memory addressing device | |
| EP0265905A3 (de) | Einrichtung zum Adressieren von Baugruppen | |
| EP0840225A3 (en) | Redundant information processing system | |
| ATE125775T1 (de) | Regelsystem für einen motor. | |
| DE69118781D1 (de) | Übertragungssteuerungssystem für einen Rechner und Peripheriegeräte | |
| EP0182134A3 (en) | Method for operating a technically with signal-secure multi-computer system with technically signal-insecure input-output units | |
| KR910003485A (ko) | 데이타 서플러 | |
| ES2149232T3 (es) | Receptor de television con un aparato para el intercambio rapido de instrucciones y/o informacion. | |
| ATE72719T1 (de) | Verfahren zum betrieb einer fehlergesicherten und hochverfuegbaren multiprozessor-zentraleinheit eines vermittlungssystemes. | |
| KR960036534A (ko) | 영상처리용 고속데이타 전송장치 | |
| ES2068359T3 (es) | Sistema informatico para reconstituir el esquema de al menos una parte del cableado electrico de una instalacion. | |
| ATE127946T1 (de) | Speichersystem, bestehend aus mehreren nebeneinander angeordneten speicherbaugruppen. | |
| GB2287385A (en) | Communication system for a modular telecommunications system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FG2A | Definitive protection |
Ref document number: 494728 Country of ref document: ES |