ES2093739T3 - Procedimiento para la distribucion de la carga en sistemas de comunicacion. - Google Patents
Procedimiento para la distribucion de la carga en sistemas de comunicacion.Info
- Publication number
- ES2093739T3 ES2093739T3 ES92109584T ES92109584T ES2093739T3 ES 2093739 T3 ES2093739 T3 ES 2093739T3 ES 92109584 T ES92109584 T ES 92109584T ES 92109584 T ES92109584 T ES 92109584T ES 2093739 T3 ES2093739 T3 ES 2093739T3
- Authority
- ES
- Spain
- Prior art keywords
- memory
- procedure
- distribution
- communication systems
- load
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M3/00—Automatic or semi-automatic exchanges
- H04M3/42—Systems providing special services or facilities to subscribers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
- H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored program
- H04Q3/54508—Configuration, initialisation
- H04Q3/54533—Configuration data, translation, passwords, databases
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Databases & Information Systems (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Computer And Data Communications (AREA)
- Small-Scale Networks (AREA)
- Telephonic Communication Services (AREA)
- Storing Facsimile Image Data (AREA)
- Communication Control (AREA)
- Image Input (AREA)
Abstract
EN SISTEMAS DE COMUNICACION SE APLICAN SISTEMAS DE MEMORIA INTERMEDIA PARA LA TRANSMISION DE DATOS DE APARICION IRREGULAR. ESTOS SE ACUMULAN EN ZONAS DE MEMORIA Y A CONTINUACION SE TRANSMITEN POR BLOQUES A TRAVES DE UNA LINEA DE DATOS. A MENUDO EL LIMITE DE CAPACIDAD DE CUALQUIER AREA DE MEMORIA SE AGOTA A PESAR DE HABER SUFICIENTE ESPACIO LIBRE EN MEMORIA EN EL SISTEMA DE MEMORIAS INTERMEDIAS. UN PROCEDIMIENTO PARA LA DISTRIBUCION DE MEMORIA INTERMEDIA PROCURA REMEDIO, EL CUAL SE BASA EN UNA COMBINACION DE UN PROCEDIMIENTO DE DISTRIBUCION DE MEMORIA INTERMEDIO FIJO Y UNO DINAMICO.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE4118623A DE4118623C2 (de) | 1991-06-06 | 1991-06-06 | Verfahren zur Pufferaufteilung in Kommunikationssystemen |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES2093739T3 true ES2093739T3 (es) | 1997-01-01 |
Family
ID=6433340
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES92109584T Expired - Lifetime ES2093739T3 (es) | 1991-06-06 | 1992-06-05 | Procedimiento para la distribucion de la carga en sistemas de comunicacion. |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US5412781A (es) |
| EP (1) | EP0517268B1 (es) |
| AT (1) | ATE145778T1 (es) |
| DE (2) | DE4118623C2 (es) |
| DK (1) | DK0517268T3 (es) |
| ES (1) | ES2093739T3 (es) |
| GR (1) | GR3021793T3 (es) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE4334313A1 (de) * | 1993-10-08 | 1995-04-13 | Sel Alcatel Ag | Verfahren zum Verwalten eines Sprachspeichers und Vorrichtung dafür |
| DE4412562A1 (de) * | 1994-04-12 | 1995-10-19 | Siemens Ag | Kommunikationssystem mit konfigurierten Gruppen von ISDN-B-Kanälen |
| DE4418231C2 (de) * | 1994-05-25 | 1997-02-27 | Siemens Ag | Modular strukturierter Service-Personalcomputer |
| EP0748087A1 (en) * | 1995-06-09 | 1996-12-11 | International Business Machines Corporation | Access control system for a shared buffer |
| US5845153A (en) * | 1995-07-07 | 1998-12-01 | Integrated Device Technology, Inc. | Memory interface for asynchronous transfer mode segmentation and reassembly circuit |
| US5838994A (en) * | 1996-01-11 | 1998-11-17 | Cisco Technology, Inc. | Method and apparatus for the dynamic allocation of buffers in a digital communications network |
| US5907717A (en) * | 1996-02-23 | 1999-05-25 | Lsi Logic Corporation | Cross-connected memory system for allocating pool buffers in each frame buffer and providing addresses thereof |
| US6038621A (en) * | 1996-11-04 | 2000-03-14 | Hewlett-Packard Company | Dynamic peripheral control of I/O buffers in peripherals with modular I/O |
| DE19755129B4 (de) | 1997-12-11 | 2005-01-27 | Telefonaktiebolaget Lm Ericsson (Publ) | Lastregulierung für ein Echtzeit-Kommunikationssystem |
| US6279052B1 (en) * | 1998-01-13 | 2001-08-21 | Intel Corporation | Dynamic sizing of FIFOs and packets in high speed serial bus applications |
| US6421756B1 (en) * | 1999-05-06 | 2002-07-16 | International Business Machines Corporation | Buffer assignment for bridges |
| DE10039426B4 (de) * | 2000-08-11 | 2005-03-10 | Siemens Ag | Vorrichtung und Verfahren zur Anreizverarbeitung in einer Kommunikationsanlage |
| US6772411B2 (en) | 2000-12-01 | 2004-08-03 | Bmc Software, Inc. | Software performance and management system |
| US7636724B2 (en) * | 2001-08-31 | 2009-12-22 | Peerify Technologies LLC | Data storage system and method by shredding and deshredding |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4131762A (en) * | 1977-05-16 | 1978-12-26 | Bell Telephone Laboratories, Incorporated | Buffer storage assignment arrangement for time-division switching systems |
| US4567323A (en) * | 1983-07-12 | 1986-01-28 | At&T Bell Laboratories | Method and apparatus for providing a plurality of special services |
| US4603382A (en) * | 1984-02-27 | 1986-07-29 | International Business Machines Corporation | Dynamic buffer reallocation |
| DE3407215A1 (de) * | 1984-02-28 | 1985-09-12 | Siemens AG, 1000 Berlin und 8000 München | Verfahren fuer eine fernmeldeanlage, insbesondere fuer eine fernsprechnebenstellenanlage, mit bestimmungsmoeglichkeit einer vorhandenen anzahl freien bzw. benutzten elemente |
| DE3629406A1 (de) * | 1986-08-29 | 1988-03-03 | Siemens Ag | Verfahren zur lastverteilung unter den zentralen prozessoren einer multiprozessor-zentralsteuereinheit eines vermittlungssystems |
| US4845710A (en) * | 1986-12-23 | 1989-07-04 | Oki Electric Industry Co., Ltd. | Dynamic buffer supervising system for a data link access protocol control |
| DE3727952A1 (de) * | 1987-08-21 | 1989-03-02 | Siemens Ag | Modular strukturiertes digitales kommunikationssystem |
| CA1293042C (en) * | 1988-02-04 | 1991-12-10 | Ian Macmillan | Communication system supporting remote operations |
| US5014265A (en) * | 1989-11-30 | 1991-05-07 | At&T Bell Laboratories | Method and apparatus for congestion control in a data network |
| US5007086A (en) * | 1990-07-16 | 1991-04-09 | Dsc Communications Corporation | Apparatus and method for generating low level noise signals |
-
1991
- 1991-06-06 DE DE4118623A patent/DE4118623C2/de not_active Expired - Fee Related
-
1992
- 1992-06-05 DE DE59207571T patent/DE59207571D1/de not_active Expired - Fee Related
- 1992-06-05 ES ES92109584T patent/ES2093739T3/es not_active Expired - Lifetime
- 1992-06-05 EP EP92109584A patent/EP0517268B1/de not_active Expired - Lifetime
- 1992-06-05 DK DK92109584.0T patent/DK0517268T3/da active
- 1992-06-05 AT AT92109584T patent/ATE145778T1/de active
- 1992-06-05 US US07/894,578 patent/US5412781A/en not_active Expired - Fee Related
-
1996
- 1996-11-28 GR GR960402939T patent/GR3021793T3/el unknown
Also Published As
| Publication number | Publication date |
|---|---|
| EP0517268B1 (de) | 1996-11-27 |
| EP0517268A3 (es) | 1994-01-19 |
| DE4118623A1 (de) | 1992-12-10 |
| EP0517268A2 (de) | 1992-12-09 |
| DK0517268T3 (da) | 1997-04-07 |
| DE59207571D1 (de) | 1997-01-09 |
| DE4118623C2 (de) | 1993-12-16 |
| US5412781A (en) | 1995-05-02 |
| GR3021793T3 (en) | 1997-02-28 |
| ATE145778T1 (de) | 1996-12-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| YU45600A (sh) | Promenljivi distribucioni sistem za integraciju programa u preduzeću | |
| ATE201945T1 (de) | Datenübertragungseinrichtung | |
| BR9812317A (pt) | Estrutura de canal para sistemas de comunicação | |
| AU2003213840A8 (en) | Memory system with burst length shorter than prefetch length | |
| NO20081238L (no) | Datamaskinnettverksstruktur og kybernetisk anordning | |
| IT1270938B (it) | Procedimento per il controllo della trasmissione su uno stesso canale di flussi informativi a velocita' variabile in sistemi di comunicazione tra mezzi mobili, e sistema utilizzante tale procedimento | |
| DE60039375D1 (de) | Übertragungssystem mit dynamischen Prioritätsschema | |
| ES2007031A6 (es) | Una unidad funcional para un ordenador empaquetada en al menos un paquete y destinada a manejar datos en un plan interno prefijado de ordenacion de datos | |
| CA2125519A1 (en) | Low Heat-Leak, Coherent-Aerogel, Cryogenic System | |
| ES8305516A1 (es) | "una instalacion de ordenador". | |
| DE69202950D1 (de) | Übertragungsleitung für kryogenes Fluid. | |
| DK0477409T3 (da) | Fjernstyringssystem med fri gruppedannelse | |
| FR2687518B1 (fr) | Circuit de tampon d'entree de conversion ttl-cmos avec double seuil pour courant dynamique eleve et courant statique faible. | |
| DK0517268T3 (da) | Fremgangsmåde til lastfordeling i kommunikationssystemer | |
| BR8204154A (pt) | Diposicao de circuito para instalacoes ou sistemas de telecomunicacao especialmente para sistemas de telecomunicacao de multiplexagem de tempo | |
| DE69210449D1 (de) | Dynamische Speichereinrichtung mit wahlfreiem Zugriff, mit Bitleitungen, die zwischen den Leseverstärkerschaltungen teilweise gemeinsam benutzt werden | |
| ES2094120T3 (es) | Dispositivo de comunicacion. | |
| ES2114136T3 (es) | Composiciones anaerobicas aireadas con una estabilidad a granel reforzada. | |
| FI920076A0 (fi) | Foerbaettrad tillslutningsmekanism foer verktyg, som anvaends foer att placera en foerslutning pao en bandfog. | |
| MATHER | Solutions of generic linear equations | |
| SE9200384D0 (sv) | Bitorienterad digital kopplare, generell digital kopplare samt pcm-transmissionssystem | |
| KR920019128A (ko) | 다중전송방법 | |
| FR2696256B1 (fr) | Utilisation de "tubes" pour le transfert d'états entre différents systèmes distants. | |
| AU2003288646A8 (en) | Communication partner device for communication with another communication partner device over a first communication channel | |
| ITMI920653A0 (it) | Dispositivo di bloccaggio,con sostentamento idrostatico, e pressa idraulica incorporante tale dispositivo |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FG2A | Definitive protection |
Ref document number: 517268 Country of ref document: ES |