ES2093921T3 - Procedimiento y circuito para la realizacion de medidas de disparidad de ejecucion. - Google Patents

Procedimiento y circuito para la realizacion de medidas de disparidad de ejecucion.

Info

Publication number
ES2093921T3
ES2093921T3 ES93300818T ES93300818T ES2093921T3 ES 2093921 T3 ES2093921 T3 ES 2093921T3 ES 93300818 T ES93300818 T ES 93300818T ES 93300818 T ES93300818 T ES 93300818T ES 2093921 T3 ES2093921 T3 ES 2093921T3
Authority
ES
Spain
Prior art keywords
circuit
implementation
procedure
performing disparity
disparity measures
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES93300818T
Other languages
English (en)
Inventor
Marc C Gleichert
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ES2093921T3 publication Critical patent/ES2093921T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00—Conversion of the form of the representation of individual digits
    • H03M5/02—Conversion to or from representation by pulses
    • H03M5/04—Conversion to or from representation by pulses the pulses having two levels
    • H03M5/14—Code representation, e.g. transition, for a given bit cell depending on the information in one or more adjacent bit cells, e.g. delay modulation code, double density code
    • H03M5/145—Conversion to or from block codes or representations thereof
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/14—Conversion to or from non-weighted codes
    • H03M7/20—Conversion to or from n-out-of-m codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00—Conversion of the form of the representation of individual digits
    • H03M5/02—Conversion to or from representation by pulses
    • H03M5/04—Conversion to or from representation by pulses the pulses having two levels
    • H03M5/14—Code representation, e.g. transition, for a given bit cell depending on the information in one or more adjacent bit cells, e.g. delay modulation code, double density code

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Dc Digital Transmission (AREA)

Abstract

SE PRESENTA UN CIRCUITO DE DISPARIDAD DE FUNCIONAMIENTO PARA DECODIFICACION 8B/10B QUE REDUCE EL CONSUMO DE ENERGIA Y REDUCE SUBSTANCIALMENTE EL NUMERO DE PUERTAS Y EL AREA DE SILICEO REQUERIDA EMPLEANDO UNA COMBINACION DE DISPOSITIVOS DE ESTADO Y LOGICA COMBINACIONAL EN VEZ DE DISPOSITIVOS COMBINACIONES EXCLUSIVAMENTE.
ES93300818T 1992-02-21 1993-02-04 Procedimiento y circuito para la realizacion de medidas de disparidad de ejecucion. Expired - Lifetime ES2093921T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/839,602 US5229769A (en) 1992-02-21 1992-02-21 Method and circuit for performing running disparity measurements

Publications (1)

Publication Number Publication Date
ES2093921T3 true ES2093921T3 (es) 1997-01-01

Family

ID=25280182

Family Applications (1)

Application Number Title Priority Date Filing Date
ES93300818T Expired - Lifetime ES2093921T3 (es) 1992-02-21 1993-02-04 Procedimiento y circuito para la realizacion de medidas de disparidad de ejecucion.

Country Status (6)

Country Link
US (1) US5229769A (es)
EP (1) EP0556980B1 (es)
JP (1) JPH05284037A (es)
KR (1) KR930018871A (es)
DE (1) DE69306010T2 (es)
ES (1) ES2093921T3 (es)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998023060A1 (fr) * 1996-11-22 1998-05-28 Sony Corporation Procede et dispositif de transmission des donnees
KR100358353B1 (ko) * 1999-12-27 2002-10-25 한국전자통신연구원 러닝 디스패리티 에러 검출 장치 및 방법
FR2817683B1 (fr) * 2000-12-05 2003-01-31 Bull Sa Procede de codage/decodage de donnees numeriques transmises sur une liaison serie, notamment du type dit "8b/10b", et dispositif de mise en oeuvre
JP2004147041A (ja) * 2002-10-24 2004-05-20 Mitsubishi Electric Corp 検出回路及び復号回路
KR100520302B1 (ko) * 2002-11-23 2005-10-13 한국전자통신연구원 ８ｂ／１０ｂ 선로부호그룹 적절성 검출장치 및 방법
CN101247212B (zh) * 2007-02-14 2012-06-20 中芯国际集成电路制造(上海)有限公司 数据检测电路
KR100989458B1 (ko) * 2008-05-13 2010-10-22 주식회사 하이닉스반도체 반도체 장치의 카운터
JP5657242B2 (ja) 2009-12-09 2015-01-21 株式会社東芝 半導体装置及びメモリシステム
US12081376B2 (en) * 2021-11-05 2024-09-03 Samsung Display Co., Ltd. DC balanced transition encoding

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4486739A (en) * 1982-06-30 1984-12-04 International Business Machines Corporation Byte oriented DC balanced (0,4) 8B/10B partitioned block transmission code
US4547890A (en) * 1982-09-28 1985-10-15 Abraham M. Gindi Apparatus and method for forming d.c. free codes
NL8402444A (nl) * 1984-01-20 1986-03-03 Philips Nv Werkwijze voor het overdragen van informatie, codeerinrichting voor toepassing in de werkwijze en decodeerinrichting voor toepassing in de werkwijze.
NL8403078A (nl) * 1984-10-10 1986-05-01 Philips Nv Werkwijze voor het overdragen van informatie, codeerinrichting voor toepassing in de werkwijze en decodeerinrichting voor toepassing in de werkwijze.
US4975916A (en) * 1988-07-26 1990-12-04 International Business Machines Corporation Character snychronization
GB8912471D0 (en) * 1989-05-31 1989-07-19 Int Computers Ltd Data transmission code
US5144304A (en) * 1989-07-17 1992-09-01 Digital Equipment Corporation Data and forward error control coding techniques for digital signals

Also Published As

Publication number Publication date
US5229769A (en) 1993-07-20
KR930018871A (ko) 1993-09-22
JPH05284037A (ja) 1993-10-29
EP0556980A1 (en) 1993-08-25
DE69306010T2 (de) 1997-05-07
DE69306010D1 (de) 1997-01-02
EP0556980B1 (en) 1996-11-20

Similar Documents

Publication Publication Date Title
ES2093921T3 (es) Procedimiento y circuito para la realizacion de medidas de disparidad de ejecucion.
ES2175132T3 (es) Control del calor personal.
ES2090715T3 (es) Disposicion que comprende un elemento de puerta y un cuerpo principal.
ES2049317T3 (es) Un metodo para hacer funcionar una estructura mos y estructura mos correspondiente.
ES2040295T3 (es) Disposicion de circuito para verificar las lineas de alimentacion de un interruptor o sensor.
DE69527570D1 (de) Zweikammer-Herzschrittmacher mit gezwungener atro-ventrikulären Synchronität
IT8624011V0 (it) Apparecchio frigorifero e congelatore.
ES2115956T3 (es) Dispositivo para el tratamiento termico de productos por irradiacion con microondas.
DE69830968D1 (de) Dynamische logische Schaltung mit beschränktem Synchronisierungsbedarf und gespeichertem Ausgangszustand
DE69904685D1 (de) Sequentielle logische Schaltung mit Betriebs- und Schlafmodus
IT1237294B (it) Sistema di raffreddamento della porta di un forno
ES2082224T3 (es) Una tobera axisimetrica con aro de control sincronizado suspendido.
IT8919810A0 (it) Circuito di comando di luminosita' per lampade ad incandescenza e alimentatori da rete commutati, con un circuito di protezione e limitazione per ottenere una sicurezza elettronica.
DE68919447D1 (de) Bei schwacher Betriebsspannung betreibbare logische Schaltung.
BR9005710A (pt) Circuito interface entre um microprocessador e uma pluralidade de estagios de potencia,em particular para o comando de eletroinjetores
DE68915506D1 (de) Hochdrucknatriumentladungslampe.
ES2038073B1 (es) Dispositivo de infra-rojo que comprende una funcion "despertador" de la alimentacion.
DE3689712D1 (de) NOR-Gatter mit Festlegung des niedrigen logischen Ausgangswertes.
DE60236998D1 (de) Doppel-magnetrons mit versorgung durch eine einzige stromversorgung
ES2158581T3 (es) Supresor de ruido para instalaciones hidraulicas.
ES2025698T3 (es) Sistema de calefaccion de espacios.
ITMI913178A1 (it) Procedimento per la protezione di dati di messaggio in un ricevitore di dati in chiaro nel caso di riduzione della tensione di alimentazione
DE69210062D1 (de) Hochdruckentladungslampe mit Getter
RO100776A2 (ro) Modul pentru laser de putere mare lucrind in regim continuu
SE9102698L (sv) Foerskalningsbottenelement

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 556980

Country of ref document: ES