ES2101627A1 - Circuito integrado traductor para red de banda ancha. - Google Patents

Circuito integrado traductor para red de banda ancha.

Info

Publication number
ES2101627A1
ES2101627A1 ES09400814A ES9400814A ES2101627A1 ES 2101627 A1 ES2101627 A1 ES 2101627A1 ES 09400814 A ES09400814 A ES 09400814A ES 9400814 A ES9400814 A ES 9400814A ES 2101627 A1 ES2101627 A1 ES 2101627A1
Authority
ES
Spain
Prior art keywords
interface
header
wideband network
translator chip
header processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES09400814A
Other languages
English (en)
Other versions
ES2101627B1 (es
Inventor
Alonso Pedro Luis Chas
Fernandez Luis Antonio Merayo
Arregui D Ana Altadill
Martel Jose Manuel Suarez
Pizarro Ignacio Carretero
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonica SA
Original Assignee
Telefonica de Espana SA
Telefonica Nacional de Espana SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonica de Espana SA, Telefonica Nacional de Espana SA filed Critical Telefonica de Espana SA
Priority to ES09400814A priority Critical patent/ES2101627B1/es
Priority to EP95500049A priority patent/EP0678998A3/en
Priority to CA002146691A priority patent/CA2146691C/en
Priority to PE1995266359A priority patent/PE25896A1/es
Priority to US08/815,998 priority patent/US5777995A/en
Publication of ES2101627A1 publication Critical patent/ES2101627A1/es
Application granted granted Critical
Publication of ES2101627B1 publication Critical patent/ES2101627B1/es
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5614—User Network Interface
    • H04L2012/5616—Terminal equipment, e.g. codecs, synch.
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5649—Cell delay or jitter
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5652—Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5672—Multiplexing, e.g. coding, scrambling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/568—Load balancing, smoothing or shaping
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S370/00—Multiplex communications
    • Y10S370/901—Wide area network
    • Y10S370/902—Packet switching
    • Y10S370/903—Osi compliant network
    • Y10S370/905—Asynchronous transfer mode, ASN

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Logic Circuits (AREA)

Abstract

CIRCUITO INTEGRADO TRADUCTOR PARA RED DE BANDA ANCHA. EL CIRCUITO INTEGRADO TRADUCTOR PARA RED DE BANDA ANCHA, CONSISTE EN UN CIRCUITO QUE SE CONFIGURA A PARTIR DE UNA ETAPA DE ENTRADA (1), UN DETECTOR DE CELULAS VACIAS Y UN FILTRO (2), UNA ETAPA DEL CALCULO DE CONTROL (3), UN EXTRACTOR DE LA DIRECCION DE PAGINA (4), UN PROCESADOR DE CABECERA (5), UNA ETAPA DE RETARDO (13), UNA ETAPA DE SALIDA (6), UN INTERFAZ CON EL MICROPROCESADOR (7), UNA ETAPA DE INSERCION (8), UN INTERFAZ DE MEMORIAS EXTERNAS (9) Y UNA ETAPA DE EXTRACCION (10), MODIFICANDO LA ETAPA DE ENTRADA LA CABECERA DE LAS CELULAS DEL FLUJO DE DATOS (11), ADAPTANDOLAS CON OBJETO DE IMPLEMENTAR LAS FUNCIONES DE LA CAPA MTA PARA EL TRATAMIENTO DE DATOS, MIENTRAS QUE EL PROCESADOR DE CABECERA (5) EN COLABORACION CON LAS MEMORIAS EXTERNAS (13) REALIZA LA TRADUCCION DE LAS CABECERAS DE LAS CELULAS DE ACUERDO CON LA PROGRAMACION INDICADA PARA EL ELEMENTO DE RED EN QUE SE ENCUENTRA.
ES09400814A 1994-04-19 1994-04-19 Circuito integrado traductor para red de banda ancha. Expired - Fee Related ES2101627B1 (es)

Priority Applications (5)

Application Number Priority Date Filing Date Title
ES09400814A ES2101627B1 (es) 1994-04-19 1994-04-19 Circuito integrado traductor para red de banda ancha.
EP95500049A EP0678998A3 (en) 1994-04-19 1995-04-10 Translator chip for a wideband network
CA002146691A CA2146691C (en) 1994-04-19 1995-04-10 Translator chip for a wideband network
PE1995266359A PE25896A1 (es) 1994-04-19 1995-04-12 Circuito integrado traductor para red de banda ancha
US08/815,998 US5777995A (en) 1994-04-19 1997-03-10 Translator chip for a wideband network

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ES09400814A ES2101627B1 (es) 1994-04-19 1994-04-19 Circuito integrado traductor para red de banda ancha.

Publications (2)

Publication Number Publication Date
ES2101627A1 true ES2101627A1 (es) 1997-07-01
ES2101627B1 ES2101627B1 (es) 1998-03-01

Family

ID=8285928

Family Applications (1)

Application Number Title Priority Date Filing Date
ES09400814A Expired - Fee Related ES2101627B1 (es) 1994-04-19 1994-04-19 Circuito integrado traductor para red de banda ancha.

Country Status (5)

Country Link
US (1) US5777995A (es)
EP (1) EP0678998A3 (es)
CA (1) CA2146691C (es)
ES (1) ES2101627B1 (es)
PE (1) PE25896A1 (es)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ES2160049B2 (es) * 1999-04-22 2003-03-01 Telefonica Sa Conmutador de paquetes para un red con modo de transferencias asincrono.
ES2160061B2 (es) * 1999-07-06 2003-03-01 Telefonica Sa Procesador en modo de transferencia asincrona de entrada y salida a un conmutador.
FR2884035B1 (fr) * 2005-04-04 2007-06-22 St Microelectronics Sa Interfacage de cicrcuits dans un circuit electronique integre

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0446827A1 (fr) * 1990-03-12 1991-09-18 Alcatel Cit Installation terminale d'abonné pour réseau asynchrone
US5237569A (en) * 1990-10-18 1993-08-17 Fujitsu Limited Method and system for transmitting HDLC data via ATM network

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4792899A (en) * 1987-01-02 1988-12-20 Motorola, Inc. Microprocessor support integrated circuit
GB2253118B (en) * 1991-02-20 1995-04-12 Roke Manor Research Improvements in or relating to asynchronous transfer mode switching system
US5379297A (en) * 1992-04-09 1995-01-03 Network Equipment Technologies, Inc. Concurrent multi-channel segmentation and reassembly processors for asynchronous transfer mode
US5422848A (en) * 1992-07-06 1995-06-06 Motorola Inc. ECL-to-CMOS buffer having a single-sided delay

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0446827A1 (fr) * 1990-03-12 1991-09-18 Alcatel Cit Installation terminale d'abonné pour réseau asynchrone
US5237569A (en) * 1990-10-18 1993-08-17 Fujitsu Limited Method and system for transmitting HDLC data via ATM network

Also Published As

Publication number Publication date
EP0678998A2 (en) 1995-10-25
ES2101627B1 (es) 1998-03-01
EP0678998A3 (en) 2000-07-12
CA2146691C (en) 2000-02-15
PE25896A1 (es) 1996-06-25
US5777995A (en) 1998-07-07
CA2146691A1 (en) 1995-10-20

Similar Documents

Publication Publication Date Title
JPS5764383A (en) Address converting method and its device
EP0945788A3 (en) Data processing system with digital signal processor core and co-processor
JPS55129847A (en) Access system of memory unit
EP0513611A3 (es)
EP0703718A3 (en) Controller for ATM segmentation and reassembly
ES2101627A1 (es) Circuito integrado traductor para red de banda ancha.
TW364118B (en) Parallel output buffers in memory circuit
JPS5743215A (en) Message output editing system
BR9911948A (pt) Método para organizar um cartão de microplaqueta para que possa ser utilizada em uma rede do tipo internet
JPS5721118A (en) Digital filter device
JPS5526750A (en) Digital filter
EP0704800A3 (en) Semiconductor memory device including redundant bit line selection signal generating circuit
WO2003028337A3 (de) Verfahren zum zugriff auf eine befehlseinheit für ein datennetz
EP1197867A3 (en) Method for accessing memory
ATE255739T1 (de) Chipkarte mit mehreren anwendungsprogrammen
JPS5699502A (en) Logical process input/output control
Elthon et al. Correction to" Compositional variations of basaltic glasses from the Mid-Cayman Rise spreading center"
WO2002073420A3 (en) Bus interface for i/o device with memory
JPS5429534A (en) Adding system of optional functions to composite terminal
JPS5528125A (en) Input and output control unit
JPS5488743A (en) Transmission system of packet exchanging data
EP0935189A3 (en) Reconfigurable co-processor with multiple multiply-accumulate units
MOCKAPETRIS Communication environments for local networks[Ph. D. Thesis]
JPS5466732A (en) Data buffer control unit in data transfer unit
JPS6446830A (en) Data selection system

Legal Events

Date Code Title Description
EC2A Search report published

Date of ref document: 19970701

Kind code of ref document: A1

Effective date: 19970701

PC2A Transfer of patent
FD1A Patent lapsed

Effective date: 20040503