ES2108739T3 - Dispositivo de adaptacion de impedancia para uniones por lineas de transmision entre uno o varios emisores y uno o varios receptores de señales. - Google Patents
Dispositivo de adaptacion de impedancia para uniones por lineas de transmision entre uno o varios emisores y uno o varios receptores de señales.Info
- Publication number
- ES2108739T3 ES2108739T3 ES92402517T ES92402517T ES2108739T3 ES 2108739 T3 ES2108739 T3 ES 2108739T3 ES 92402517 T ES92402517 T ES 92402517T ES 92402517 T ES92402517 T ES 92402517T ES 2108739 T3 ES2108739 T3 ES 2108739T3
- Authority
- ES
- Spain
- Prior art keywords
- transmission lines
- linkages
- signal receivers
- adaptation device
- impedance adaptation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000005540 biological transmission Effects 0.000 title abstract 2
- 230000006978 adaptation Effects 0.000 title 1
- 230000001747 exhibiting effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0278—Arrangements for impedance matching
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/12—Compensating for variations in line impedance
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Logic Circuits (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Dc Digital Transmission (AREA)
- Small-Scale Networks (AREA)
- Transducers For Ultrasonic Waves (AREA)
- Transceivers (AREA)
Abstract
EL DISPOSITIVO COMPRENDE LINEAS DE TRANSMISION DE LONGITUDES IGUALES Y DE IMPEDANCIAS IGUALES CARACTERISTICAS REPRESENTADO, POR EJEMPLO, POR PISTAS DE CIRCUITOS IMPRESOS 5 Y 6, 7 Y 8, 9 Y 10 QUE TIENEN, EN EL CASO DE UNA CONEXION PUNTO HACIA MULTIPUNTOS, UN PUNTO DE CONEXION DE SALIDA COMUN 11 Y QUE DESEMBOCA EN LAS ENTRADA DE RECEPTORES TALES COMO 2, 3, 4. UNA IMPEDANCIA DE ADAPTACION ZA UNICA ESTA PREVISTA, EN SU CASO, ENTRE LA SALIDA DE UN EMISOR 1 Y DICHO PUNTO DE CONEXION 11. LA INVENCION APUNTA PARTICULARMENTE A LOS CIRCUITOS SOBRE TARJETAS ELECTRONICAS QUE COMPRENDEN CIRCUITOS INTEGRADOS DE LAS FAMILIAS TTL O CMOS Y PERMITE REALIZAR ADAPTACIONES DE MUY BUENA EFICACIA NECESITANDO POCOS COMPONENTES Y PRESENTANDO PARTICULARMENTE UN CONSUMO REDUCIDO.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR9111367A FR2681487B1 (fr) | 1991-09-16 | 1991-09-16 | Dispositif d'adaptation d'impedance pour liaisons par lignes de transmission entre un ou plusieurs emetteurs et un ou plusieurs recepteurs de signaux. |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES2108739T3 true ES2108739T3 (es) | 1998-01-01 |
Family
ID=9416959
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES92402517T Expired - Lifetime ES2108739T3 (es) | 1991-09-16 | 1992-09-15 | Dispositivo de adaptacion de impedancia para uniones por lineas de transmision entre uno o varios emisores y uno o varios receptores de señales. |
Country Status (6)
| Country | Link |
|---|---|
| EP (1) | EP0533549B1 (es) |
| AT (1) | ATE160246T1 (es) |
| AU (1) | AU654389B2 (es) |
| DE (1) | DE69223111T2 (es) |
| ES (1) | ES2108739T3 (es) |
| FR (1) | FR2681487B1 (es) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6515501B2 (en) | 2001-06-01 | 2003-02-04 | Sun Microsystems, Inc. | Signal buffers for printed circuit boards |
| ES2237278B1 (es) * | 2003-03-27 | 2006-05-16 | Universidad De Las Palmas De Gran Canaria | Procedimiento para la transmision multipunto adaptada de señales digitales de alta velocidad en circuitos impresos y readaptacion a los equipos de medida. |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| IT1232421B (it) * | 1989-07-26 | 1992-02-17 | Cselt Centro Studi Lab Telecom | Sistema automatico per l adattamento dell impedenza d uscita di cir cuiti di pilotaggio veloci in tecnologia cmos |
-
1991
- 1991-09-16 FR FR9111367A patent/FR2681487B1/fr not_active Expired - Fee Related
-
1992
- 1992-09-14 AU AU23581/92A patent/AU654389B2/en not_active Ceased
- 1992-09-15 EP EP92402517A patent/EP0533549B1/fr not_active Expired - Lifetime
- 1992-09-15 DE DE69223111T patent/DE69223111T2/de not_active Expired - Lifetime
- 1992-09-15 AT AT92402517T patent/ATE160246T1/de not_active IP Right Cessation
- 1992-09-15 ES ES92402517T patent/ES2108739T3/es not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| AU2358192A (en) | 1993-03-18 |
| FR2681487B1 (fr) | 1993-11-12 |
| EP0533549B1 (fr) | 1997-11-12 |
| DE69223111T2 (de) | 1998-03-05 |
| ATE160246T1 (de) | 1997-11-15 |
| DE69223111D1 (de) | 1997-12-18 |
| EP0533549A1 (fr) | 1993-03-24 |
| AU654389B2 (en) | 1994-11-03 |
| FR2681487A1 (fr) | 1993-03-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5111080A (en) | Complementary signal transmission circuit with impedance matching circuitry | |
| KR950022515A (ko) | 고속 신호 전송에 적합한 신호 전송 장치, 회로 블럭 및 집적 회로 | |
| TW328132B (en) | Integrated circuit chip with adaptive input-output port | |
| KR960027867A (ko) | Cmos 동시 전송 양방향 구동기/수신기 | |
| EP0303341A3 (en) | Output buffer circuits | |
| JPH11205188A5 (es) | ||
| FI922233A0 (fi) | Tillstaondskonverter. | |
| SE9002559D0 (sv) | Kommunikationslaenk | |
| US4994690A (en) | Split level bus | |
| KR890702141A (ko) | 백플레인 버스 | |
| CA2124745A1 (en) | High-speed cmos pseudo-ecl output driver | |
| EP0809353A2 (en) | Amplifier for cancelling noise between circuit systems | |
| EP1701447A3 (en) | Input/output interface and semiconductor integrated circuit having input/output interface | |
| KR960706717A (ko) | 신호시스템(signalling system) | |
| DE69122491D1 (de) | Pegelschieberschaltung für schnelle leistungsarme ECL nach CMOS-Eingangspuffern in biCMOS-Technik | |
| GB2389723A (en) | Signal buffers for printed circuit boards | |
| ES2108739T3 (es) | Dispositivo de adaptacion de impedancia para uniones por lineas de transmision entre uno o varios emisores y uno o varios receptores de señales. | |
| US4739194A (en) | Supergate for high speed transmission of signals | |
| EP1047149A2 (en) | Signal transmitting/receiving apparatus | |
| ATE377315T1 (de) | Empfänger mit drei entscheidungsschaltungen | |
| US5869984A (en) | Output buffer circuit utilizing FETS for lowering output resistance of a circuit block | |
| KR920015736A (ko) | 반도체 집적회로 | |
| TW329562B (en) | The clock driving circuit and semiconductor IC device | |
| US6268783B1 (en) | Printed circuit board including signal transmission line capable of suppressing generation of noise | |
| MY113356A (en) | Digital-signal transmitting circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FG2A | Definitive protection |
Ref document number: 533549 Country of ref document: ES |