ES2128997R - - Google Patents

Info

Publication number
ES2128997R
ES2128997R ES9701448A ES9701448A ES2128997R ES 2128997 R ES2128997 R ES 2128997R ES 9701448 A ES9701448 A ES 9701448A ES 9701448 A ES9701448 A ES 9701448A ES 2128997 R ES2128997 R ES 2128997R
Authority
ES
Spain
Prior art keywords
peak detection
generator
doors
sub
gates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES9701448A
Other languages
Spanish (es)
Other versions
ES2128997A2 (en
ES2128997B1 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to ES9701448A priority Critical patent/ES2128997B1/en
Publication of ES2128997A2 publication Critical patent/ES2128997A2/en
Publication of ES2128997R publication Critical patent/ES2128997R/es
Application granted granted Critical
Publication of ES2128997B1 publication Critical patent/ES2128997B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Investigating Or Analyzing Materials By The Use Of Ultrasonic Waves (AREA)

Abstract

Reductor de datos mediante detección de picos en sistemas ultrasónicos de ensayos no destructivos. El sistema consta de un generador de una o más puertas y de uno o varios circuitos detectores de picos. Mediante el generador de puertas es posible dividir los datos de la traza en intervalos o puertas con orígenes y anchura variable y con posibilidad de solapamiento entre ellas. Mediante cada circuito detector de picos es posible detectar dentro de cada una de las puertas definidas, un número de puntos, picos. La figura representa un diagrama de bloques del reductor de datos mediante detección de picos. El bloque GP representa el generador de N puertas simultáneas y los bloques DP{sub,0 ,........DP{sub,n son los circuitos detectores de, picos. Los buses que relacionan el sistema con el exterior son: Bus de programación y de lectura de resultados, BPS y BusBE.Data reducer using peak detection in ultrasonic non-destructive testing systems. The system consists of a generator with one or more doors and one or more peak detection circuits. Using the door generator, it is possible to divide the trace data into intervals or doors with origins and variable width and with the possibility of overlapping between them. By means of each peak detector circuit it is possible to detect within each of the defined gates, a number of points, peaks. The figure represents a block diagram of the data reducer using peak detection. The GP block represents the generator of N simultaneous gates and the blocks DP {sub, 0, ........ DP {sub, n are the peak detection circuits. The buses that relate the system to the outside are: Bus for programming and reading results, BPS and BusBE.

ES9701448A 1997-06-30 1997-06-30 DATA REDUCER THROUGH PEAK DETECTION IN ULTRASONIC NON-DESTRUCTIVE TESTING SYSTEMS. Expired - Fee Related ES2128997B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
ES9701448A ES2128997B1 (en) 1997-06-30 1997-06-30 DATA REDUCER THROUGH PEAK DETECTION IN ULTRASONIC NON-DESTRUCTIVE TESTING SYSTEMS.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ES9701448A ES2128997B1 (en) 1997-06-30 1997-06-30 DATA REDUCER THROUGH PEAK DETECTION IN ULTRASONIC NON-DESTRUCTIVE TESTING SYSTEMS.

Publications (3)

Publication Number Publication Date
ES2128997A2 ES2128997A2 (en) 1999-05-16
ES2128997R true ES2128997R (en) 1999-06-16
ES2128997B1 ES2128997B1 (en) 2000-02-16

Family

ID=8299890

Family Applications (1)

Application Number Title Priority Date Filing Date
ES9701448A Expired - Fee Related ES2128997B1 (en) 1997-06-30 1997-06-30 DATA REDUCER THROUGH PEAK DETECTION IN ULTRASONIC NON-DESTRUCTIVE TESTING SYSTEMS.

Country Status (1)

Country Link
ES (1) ES2128997B1 (en)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4803638A (en) * 1986-06-26 1989-02-07 Westinghouse Electric Corp. Ultrasonic signal processing system including a flaw gate
IL91929A (en) * 1989-10-08 1995-03-30 Irt Inspection Res & Tech Apparatus and method for the acquisition and processing of data for analyzing flaws in material
CN1113237C (en) * 1995-09-18 2003-07-02 Abb燃烧工程核力公司 Ultrasonic testing (UT) system signal processing

Also Published As

Publication number Publication date
ES2128997A2 (en) 1999-05-16
ES2128997B1 (en) 2000-02-16

Similar Documents

Publication Publication Date Title
KR960018933A (en) Field programmable gate array and method of use
IT7822771A0 (en) APPARATUS FOR THE ON-SITE DETECTION AND LOCATION OF WELDING DEFECTS.
AT338727B (en) METHOD AND DEVICE FOR MINER ROTARY OR ROTARY DRILLING
IT1021726B (en) DRILLING SYSTEM FOR ROCK DRILLS AND DRILLING MACHINES FOR THE REALIZATION OF THIS SYSTEM
IT1053540B (en) METHOD AND APPARATUS FOR THE RESEARCH OF MINERALS IN THE UNDERGROUND
AT333687B (en) METHOD AND DEVICE FOR ROCK DRILLING AND / OR EARTH DRILLING
BR7309515D0 (en) DATA PROCESSING SYSTEM AND IMPROVEMENTS IN DATA PROCESSING SYSTEMS
ES2004571A6 (en) Vital processing system adapted for the continuous verification of vital outputs from a railway signaling and control system
IT967748B (en) SYSTEM FOR RESEARCH AND LOCATION OF ERRORS IN MODULAR SYSTEMS FOR DATA PROCESSING
ES2128997R (en)
BR7308546D0 (en) APPARATUS TO INDICATE THE PRESENCE OF A DIGITAL SIGNAL AND TO DETECT THE INITIO OF A DATA BLOCK AT THE SIGNAL, AS WELL AS A PROCESS TO DETECT AN EXPECTED FREQUENCY IN A DIGITAL SIGNAL
BR7310035D0 (en) ELECTRONIC DATA PROCESSING SYSTEM AND IMPROVEMENTS IN DATA PROCESSING DEVICE AND CALCULATION SYSTEM AS WELL AS DATA GENERATION PROCESS
DE69020438D1 (en) Method and device for checking statement logic theorems in system analysis.
DE3853104D1 (en) Device and method for main memory protection using access and logic error signals.
FI842226A7 (en) Apparatus and method for testing dynamic MOS memory reloaded logic.
IT983459B (en) SYSTEM FOR PERFORMING TEST TESTS OF ELECTRONIC AND ELECTRONIC COMPONENTS OF THE ANA LOGIC TYPE
IT1006678B (en) TRANSIT MEMORY AND METHOD FOR CHECKING INCOMING AND OUTPUT DATA
IL36809A0 (en) Multiphasic health screening method and module
AT288292B (en) Method and device for attaching rock bolts
AT291643B (en) Method and device for checking securities
DE68911474D1 (en) Device and method for testing high voltage detectors.
NL7510655A (en) METHOD AND DETECTION DEVICE OF RADIATIONS.
CH549802A (en) METHOD AND MEANS FOR DETECTION OF SILVER IONS.
JPS52153638A (en) Checking unit
FR1504139A (en) Bit-organized two-wire memory system and method of operating this system

Legal Events

Date Code Title Description
EC2A Search report published

Date of ref document: 19990516

Kind code of ref document: A2

Effective date: 19990516

FD2A Announcement of lapse in spain

Effective date: 20180807