ES2163045T3 - Procedimiento para la generacion de las regiones fuente de un campo de celulas de memoria flash-eeprom. - Google Patents
Procedimiento para la generacion de las regiones fuente de un campo de celulas de memoria flash-eeprom.Info
- Publication number
- ES2163045T3 ES2163045T3 ES96938008T ES96938008T ES2163045T3 ES 2163045 T3 ES2163045 T3 ES 2163045T3 ES 96938008 T ES96938008 T ES 96938008T ES 96938008 T ES96938008 T ES 96938008T ES 2163045 T3 ES2163045 T3 ES 2163045T3
- Authority
- ES
- Spain
- Prior art keywords
- flash
- procedure
- generating
- memory cell
- eeprom memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 210000004027 cell Anatomy 0.000 abstract 2
- 239000012535 impurity Substances 0.000 abstract 2
- 238000002955 isolation Methods 0.000 abstract 2
- 210000000352 storage cell Anatomy 0.000 abstract 2
- 238000009413 insulation Methods 0.000 abstract 1
- 239000000126 substance Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/149—Source or drain regions of field-effect devices
- H10D62/151—Source or drain regions of field-effect devices of IGFETs
Landscapes
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
EN UNA CELULA DE ALMACENAMIENTO FLASH (1) SE REALIZA EL AISLAMIENTO DE CAMPO MEDIANTE UNA ESTRUCTURA AISLANTE DE TRES CAPAS OXIDO - POLISILICIO - OXIDO (11, 12, 13). LA IMPLANTACION AUTOAJUSTADA DE SUSTANCIAS DE IMPUREZAS EN RELACION CON LAS LINEAS DE PALABRA (6) DE DOS CELULAS DE ALMACENAMIENTO CONTIGUAS A FIN DE GENERAR LAS REGIONES FUENTE (3) Y LAS PISTAS DE CONEXION FUENTE, PROPORCIONA UNA PEQUEÑA SUPERFICIE PARA LA CELULA DE ALMACENAMIENTO (1). EL AISLAMIENTO DE CAMPO PROPUESTO POR LA INVENCION GENERA UNA CAPACIDAD ENTRE LA REGION DE IMPUREZAS (8) Y LA CAPA DE POLISILICIO (12) DE LA CAPA DE AISLAMIENTO QUE MEJORA LAS CARACTERISTICAS DE LECTURA DE LA CELULA DE ALMACENAMIENTO (1).
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19534778A DE19534778C1 (de) | 1995-09-19 | 1995-09-19 | Verfahren zum Erzeugen der Sourcebereiche eines Flash-EEPROM-Speicherzellenfeldes |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES2163045T3 true ES2163045T3 (es) | 2002-01-16 |
Family
ID=7772593
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES96938008T Expired - Lifetime ES2163045T3 (es) | 1995-09-19 | 1996-09-10 | Procedimiento para la generacion de las regiones fuente de un campo de celulas de memoria flash-eeprom. |
Country Status (10)
| Country | Link |
|---|---|
| US (1) | US6090665A (es) |
| EP (1) | EP0852066B1 (es) |
| JP (1) | JPH11512567A (es) |
| KR (1) | KR19990045751A (es) |
| CN (1) | CN1196831A (es) |
| AT (1) | ATE204404T1 (es) |
| DE (2) | DE19534778C1 (es) |
| ES (1) | ES2163045T3 (es) |
| RU (1) | RU2168241C2 (es) |
| WO (1) | WO1997011489A1 (es) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6320784B1 (en) * | 2000-03-14 | 2001-11-20 | Motorola, Inc. | Memory cell and method for programming thereof |
| US6698295B1 (en) * | 2000-03-31 | 2004-03-02 | Shipley Company, L.L.C. | Microstructures comprising silicon nitride layer and thin conductive polysilicon layer |
| US7026697B2 (en) * | 2000-03-31 | 2006-04-11 | Shipley Company, L.L.C. | Microstructures comprising a dielectric layer and a thin conductive layer |
| US6624027B1 (en) * | 2002-05-09 | 2003-09-23 | Atmel Corporation | Ultra small thin windows in floating gate transistors defined by lost nitride spacers |
| CN106298790B (zh) * | 2016-09-18 | 2018-11-27 | 上海华虹宏力半导体制造有限公司 | 快闪存储器的形成方法 |
| CN110838491B (zh) * | 2018-08-15 | 2022-05-10 | 无锡华润上华科技有限公司 | 半导体结构及其制造方法 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4513397A (en) * | 1982-12-10 | 1985-04-23 | Rca Corporation | Electrically alterable, nonvolatile floating gate memory device |
| SE8301227L (sv) * | 1982-03-09 | 1983-09-10 | Rca Corp | Halvledarminne med frisvevande styre |
| GB2126788B (en) * | 1982-03-09 | 1985-06-19 | Rca Corp | An electrically alterable nonvolatile floating gate memory device |
| SU1487759A1 (ru) * | 1985-10-27 | 1992-09-23 | Организация П/Я А-1889 | Способ изготовлени структур МДП-интегральных схем |
| DE3816358A1 (de) * | 1988-05-13 | 1989-11-23 | Eurosil Electronic Gmbh | Nichtfluechtige speicherzelle und verfahren zur herstellung |
| JP3065164B2 (ja) * | 1992-03-18 | 2000-07-12 | 富士通株式会社 | 半導体装置及びその製造方法 |
| US5297082A (en) * | 1992-11-12 | 1994-03-22 | Micron Semiconductor, Inc. | Shallow trench source eprom cell |
| US5858821A (en) * | 1993-05-12 | 1999-01-12 | Micron Technology, Inc. | Method of making thin film transistors |
| US5598367A (en) * | 1995-06-07 | 1997-01-28 | International Business Machines Corporation | Trench EPROM |
| US5861333A (en) * | 1996-10-25 | 1999-01-19 | United Microelectonics Corp. | Method of tunnel window process for EEPROM cell technology |
| US5930627A (en) * | 1997-05-05 | 1999-07-27 | Chartered Semiconductor Manufacturing Company, Ltd. | Process improvements in self-aligned polysilicon MOSFET technology using silicon oxynitride |
| US5888870A (en) * | 1997-10-22 | 1999-03-30 | Advanced Micro Devices, Inc. | Memory cell fabrication employing an interpoly gate dielectric arranged upon a polished floating gate |
-
1995
- 1995-09-19 DE DE19534778A patent/DE19534778C1/de not_active Expired - Fee Related
-
1996
- 1996-09-10 DE DE59607510T patent/DE59607510D1/de not_active Expired - Fee Related
- 1996-09-10 EP EP96938008A patent/EP0852066B1/de not_active Expired - Lifetime
- 1996-09-10 KR KR1019980701994A patent/KR19990045751A/ko not_active Ceased
- 1996-09-10 AT AT96938008T patent/ATE204404T1/de not_active IP Right Cessation
- 1996-09-10 RU RU98107256/28A patent/RU2168241C2/ru active
- 1996-09-10 JP JP9512302A patent/JPH11512567A/ja not_active Ceased
- 1996-09-10 ES ES96938008T patent/ES2163045T3/es not_active Expired - Lifetime
- 1996-09-10 CN CN96197043A patent/CN1196831A/zh active Pending
- 1996-09-10 WO PCT/DE1996/001696 patent/WO1997011489A1/de not_active Ceased
-
1998
- 1998-03-19 US US09/044,542 patent/US6090665A/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| WO1997011489A1 (de) | 1997-03-27 |
| RU2168241C2 (ru) | 2001-05-27 |
| CN1196831A (zh) | 1998-10-21 |
| DE19534778C1 (de) | 1997-04-03 |
| ATE204404T1 (de) | 2001-09-15 |
| DE59607510D1 (de) | 2001-09-20 |
| US6090665A (en) | 2000-07-18 |
| EP0852066B1 (de) | 2001-08-16 |
| JPH11512567A (ja) | 1999-10-26 |
| KR19990045751A (ko) | 1999-06-25 |
| EP0852066A1 (de) | 1998-07-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE222403T1 (de) | Dram-speicherzelle mit vertikalem transistor und verfahren zur herstellung derselben | |
| KR850005160A (ko) | 적층형 반도체 기억장치 | |
| KR850002680A (ko) | 반도체 메모리와 그 제조방법 | |
| KR850006983A (ko) | 반도체 메모리 장치 | |
| KR840007312A (ko) | 적층 캐패시터형 메모리셀을 갖춘 반도체 기억장치 | |
| KR920007199A (ko) | 반도체기억장치 | |
| AR029764A1 (es) | Un cable electrico con proteccion autorreparante y un aparato y un metodo para fabricarlo | |
| ES2163045T3 (es) | Procedimiento para la generacion de las regiones fuente de un campo de celulas de memoria flash-eeprom. | |
| TW333709B (en) | DRAM cell arrangement and method for its production | |
| ATE41267T1 (de) | Ein-transistor-speicherzelle fuer hochintegrierte dynamische halbleiterspeicher und verfahren zu ihrer herstellung. | |
| DE59509883D1 (de) | Speichervorrichtung und Herstellungsverfahren | |
| ATE81230T1 (de) | Dreidimensionale 1-transistorzellenanordnung fuer dynamische halbleiterspeicher mit grabenkondensator und verfahren zu ihrer herstellung. | |
| KR920001527A (ko) | 다이나믹형 반도체메모리 | |
| KR900005463A (ko) | 반도체 기억장치 및 그 제조방법 | |
| JPS59181661A (ja) | 半導体記憶装置 | |
| KR880001055A (ko) | 반도체 기억장치의 제조방법 | |
| JPS61274355A (ja) | Mis型半導体記憶装置 | |
| ES2109311T3 (es) | Circuito integrado que utiliza celulas sram. | |
| GB1530056A (en) | Semiconductor data storage matrices | |
| KR910008868A (ko) | 반도체장치 및 그 제조방법 | |
| ES2167515T3 (es) | Celula de memoria. | |
| ES2041803T3 (es) | Celula de memoria dinamica activa. | |
| KR970051238A (ko) | 더미 워드라인과 더미 비트라인을 갖는 반도체 메모리 장치 | |
| KR890011019A (ko) | 반도체장치 | |
| JPH02246153A (ja) | 半導体メモリ装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FG2A | Definitive protection |
Ref document number: 852066 Country of ref document: ES |