ES2181934T3 - Eeprom y procedimiento para la activacion de la misma. - Google Patents

Eeprom y procedimiento para la activacion de la misma.

Info

Publication number
ES2181934T3
ES2181934T3 ES96946005T ES96946005T ES2181934T3 ES 2181934 T3 ES2181934 T3 ES 2181934T3 ES 96946005 T ES96946005 T ES 96946005T ES 96946005 T ES96946005 T ES 96946005T ES 2181934 T3 ES2181934 T3 ES 2181934T3
Authority
ES
Spain
Prior art keywords
eeprom
activation
procedure
thread
same
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES96946005T
Other languages
English (en)
Inventor
Holger Sedlak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Application granted granted Critical
Publication of ES2181934T3 publication Critical patent/ES2181934T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0416—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and no select transistor, e.g. UV EPROM
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0433—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and one or more separate select transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Read Only Memory (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Electrotherapy Devices (AREA)

Abstract

SE DESCRIBE UNA EEPROM CON MULTITUD DE POSICIONES DE MEMORIA DISPUESTAS EN UN CAMPO DE POSICIONES DE MEMORIA, QUE SE PUEDEN OPERAR PARA ESCRITURA, LECTURA Y BORRADO MEDIANTE HILOS DE PALABRA, BIT Y FUENTE (WL, BL, SL). LA EEPROM DESCRITA SE CARACTERIZA PORQUE LAS POSICIONES DE MEMORIA OPERABLES POR UN HILO DE PALABRA INDIVIDUAL (WL) SE DIVIDE EN NUMEROSOS GRUPOS, A CADA UNO DE LOS CUALES SE ASIGNA UN HILO DE FUENTE COMUN (SL). EL PROCEDIMIENTO PARA LA ACTIVACION DE LA EEPROM SE CARACTERIZA PORQUE SE REALIZA POR GRUPOS LA ESCRITURA, LECTURA O BORRADO DE LAS POSICIONES DE MEMORIA OPERABLES POR UN HILO DE PALABRA (WL) INDIVIDUAL.
ES96946005T 1995-12-06 1996-11-21 Eeprom y procedimiento para la activacion de la misma. Expired - Lifetime ES2181934T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19545523A DE19545523C2 (de) 1995-12-06 1995-12-06 EEPROM und Verfahren zur Ansteuerung desselben

Publications (1)

Publication Number Publication Date
ES2181934T3 true ES2181934T3 (es) 2003-03-01

Family

ID=7779359

Family Applications (2)

Application Number Title Priority Date Filing Date
ES96946005T Expired - Lifetime ES2181934T3 (es) 1995-12-06 1996-11-21 Eeprom y procedimiento para la activacion de la misma.
ES01127740T Expired - Lifetime ES2215838T3 (es) 1995-12-06 1996-11-21 Eeprom y procedimiento para la activacion de la misma.

Family Applications After (1)

Application Number Title Priority Date Filing Date
ES01127740T Expired - Lifetime ES2215838T3 (es) 1995-12-06 1996-11-21 Eeprom y procedimiento para la activacion de la misma.

Country Status (6)

Country Link
EP (2) EP1191541B1 (es)
AT (2) ATE259536T1 (es)
DE (3) DE19545523C2 (es)
ES (2) ES2181934T3 (es)
IN (1) IN190505B (es)
WO (1) WO1997021224A2 (es)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8320191B2 (en) 2007-08-30 2012-11-27 Infineon Technologies Ag Memory cell arrangement, method for controlling a memory cell, memory array and electronic device

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5033023A (en) * 1988-04-08 1991-07-16 Catalyst Semiconductor, Inc. High density EEPROM cell and process for making the cell
JP2807256B2 (ja) * 1989-03-17 1998-10-08 株式会社東芝 不揮発性半導体メモリ
US5065364A (en) * 1989-09-15 1991-11-12 Intel Corporation Apparatus for providing block erasing in a flash EPROM
JP2632104B2 (ja) * 1991-11-07 1997-07-23 三菱電機株式会社 不揮発性半導体記憶装置
DE69305986T2 (de) * 1993-07-29 1997-03-06 Sgs Thomson Microelectronics Schaltungsstruktur für Speichermatrix und entsprechende Herstellungsverfahren

Also Published As

Publication number Publication date
DE19545523A1 (de) 1997-06-26
ATE259536T1 (de) 2004-02-15
WO1997021224A2 (de) 1997-06-12
EP1191541A2 (de) 2002-03-27
EP1191541A3 (de) 2002-08-14
DE59609541D1 (de) 2002-09-12
WO1997021224A3 (de) 1997-08-07
ES2215838T3 (es) 2004-10-16
DE59610916D1 (de) 2004-03-18
EP0808500A2 (de) 1997-11-26
ATE222020T1 (de) 2002-08-15
EP0808500B1 (de) 2002-08-07
IN190505B (es) 2003-08-02
DE19545523C2 (de) 2001-02-15
EP1191541B1 (de) 2004-02-11

Similar Documents

Publication Publication Date Title
CN114944186B (zh) 用于多泵错误校正的设备、系统和方法
US3772652A (en) Data storage system with means for eliminating defective storage locations
US6104648A (en) Semiconductor memory device having a large band width and allowing efficient execution of redundant repair
JP3561012B2 (ja) 半導体集積回路装置
KR930001231A (ko) 반도체 기억 장치의 컬럼 선택 회로
TW355843B (en) Semiconductor memory device
ATE206241T1 (de) Integrierte speicherredundanzschaltung für programmierbare festwertspeicher und progammierungsverfahren
EP0836142A2 (en) Semiconductor memory capable of mapping bad blocks
DE60224552D1 (de) Fehlerbehandlung für beschreibbare referenz-speicherzellen zum verfolgen von einsatzspannungsdriften
MX167351B (es) Sistema y metodo de memoria de autoverificacion
KR940022583A (ko) 병렬비트테스트모드내장 반도체 메모리
KR970051323A (ko) 낸드형 플래쉬 메모리 소자 및 그 구동방법
KR870009383A (ko) 여분의 회로부를 가지는 반도체 메모리 소자
ATE71763T1 (de) Schaltungsanordnung und verfahren zum testen von speicherzellen.
KR940007884A (ko) 반도체 장치
CN100592420C (zh) 半导体存储器
KR100409114B1 (ko) 집적반도체메모리장치
KR910001783A (ko) 불휘발성 반도체메모리장치
ES2181934T3 (es) Eeprom y procedimiento para la activacion de la misma.
KR930017042A (ko) 병렬 검사 기능을 갖는 용장 메모리 셀을 구비한 반도체 메모리 장치
KR960019313A (ko) 반도체 메모리 장치
KR950009744A (ko) 반도체 기억 장치
US11386949B2 (en) Apparatuses, systems, and methods for latch reset logic
ES2192526T3 (es) Memoria de datos y procedimiento para escribir informacion en una memoria de datos.
KR100283022B1 (ko) 반도체 기억 장치