ES436302A1 - Data processing methods and apparatus - Google Patents
Data processing methods and apparatusInfo
- Publication number
- ES436302A1 ES436302A1 ES436302A ES436302A ES436302A1 ES 436302 A1 ES436302 A1 ES 436302A1 ES 436302 A ES436302 A ES 436302A ES 436302 A ES436302 A ES 436302A ES 436302 A1 ES436302 A1 ES 436302A1
- Authority
- ES
- Spain
- Prior art keywords
- instruction
- register
- data processing
- microprogram
- sections
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
- G06F9/262—Arrangements for next microinstruction selection
- G06F9/264—Microinstruction selection based on results of processing
- G06F9/265—Microinstruction selection based on results of processing by address selection on input of storage
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Abstract
Arrangement of circuits for addressing a microprogram of data processing facilities, by reading instruction words from an instruction memory, controlled step by step by a register of instruction addresses, and evaluation of instruction words in relation to the program routines to be carried out within the microprogram, using instruction words with individual groups of functions, functionally independent of each other, and an instruction register with register sections and outputs of divided sections is arranged after the instruction memory according to the number of groups of functions, characterized in that the outputs (A, B, C, D, E) of the sections are led to a multiplexer (14), whose multiplex output provides a part of a micro-address to be entered in a register (15) of micro-addresses, the multiplexer (14) being controlled by control signals of a link logic (20), which is activated by microprogram block addresses and status signals of the data processing installation. (Machine-translation by Google Translate, not legally binding)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19742419837 DE2419837B2 (en) | 1974-04-24 | 1974-04-24 | CIRCUIT ARRANGEMENT FOR ADDRESSING A MICROPROGRAM IN DATA PROCESSING DEVICES AND METHODS FOR EXECUTING JUMP COMMANDS |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES436302A1 true ES436302A1 (en) | 1977-04-01 |
Family
ID=5913819
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES436302A Expired ES436302A1 (en) | 1974-04-24 | 1975-04-04 | Data processing methods and apparatus |
Country Status (11)
| Country | Link |
|---|---|
| JP (1) | JPS50147635A (en) |
| AT (1) | AT351303B (en) |
| CA (1) | CA1024263A (en) |
| CH (1) | CH593517A5 (en) |
| DE (1) | DE2419837B2 (en) |
| ES (1) | ES436302A1 (en) |
| FR (1) | FR2269146B1 (en) |
| GB (1) | GB1499187A (en) |
| IT (1) | IT1033334B (en) |
| NL (1) | NL7504627A (en) |
| SE (1) | SE409916B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AT350306B (en) * | 1977-01-24 | 1979-05-25 | Dethloff Juergen | TEXT PROCESSING SYSTEM |
| IN150275B (en) * | 1977-10-25 | 1982-08-28 | Digital Equipment Corp | |
| JPS57149769A (en) * | 1981-03-11 | 1982-09-16 | Mitsubishi Electric Corp | Manufacture of reverse direction operation npn transistor |
| DE3133742C2 (en) * | 1981-08-26 | 1985-11-21 | Otto 7750 Konstanz Müller | Central unit of a micro-programmed digital multi-bit computer system |
-
1974
- 1974-04-24 DE DE19742419837 patent/DE2419837B2/en not_active Ceased
-
1975
- 1975-02-28 IT IT7520816A patent/IT1033334B/en active
- 1975-04-04 ES ES436302A patent/ES436302A1/en not_active Expired
- 1975-04-14 CH CH472475A patent/CH593517A5/xx not_active IP Right Cessation
- 1975-04-18 NL NL7504627A patent/NL7504627A/en unknown
- 1975-04-21 CA CA225,075A patent/CA1024263A/en not_active Expired
- 1975-04-22 AT AT309275A patent/AT351303B/en not_active IP Right Cessation
- 1975-04-22 FR FR7512502A patent/FR2269146B1/fr not_active Expired
- 1975-04-23 GB GB16851/75A patent/GB1499187A/en not_active Expired
- 1975-04-23 SE SE7504700A patent/SE409916B/en unknown
- 1975-04-23 JP JP50048718A patent/JPS50147635A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| ATA309275A (en) | 1978-12-15 |
| DE2419837A1 (en) | 1975-10-30 |
| SE409916B (en) | 1979-09-10 |
| CA1024263A (en) | 1978-01-10 |
| IT1033334B (en) | 1979-07-10 |
| DE2419837B2 (en) | 1976-12-02 |
| GB1499187A (en) | 1978-01-25 |
| NL7504627A (en) | 1975-10-28 |
| JPS50147635A (en) | 1975-11-26 |
| FR2269146A1 (en) | 1975-11-21 |
| SE7504700L (en) | 1975-10-27 |
| CH593517A5 (en) | 1977-12-15 |
| AT351303B (en) | 1979-07-25 |
| FR2269146B1 (en) | 1977-04-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1507485A (en) | Data processing system including a programmable logic array | |
| ES458224A1 (en) | Input/output interface logic for concurrent operations | |
| JPS641042A (en) | Hardware simulator and its simulation method | |
| MY100776A (en) | Apparatus for error correction | |
| ATE7970T1 (en) | DEVICE AND METHOD FOR COMPOSING SOUNDS. | |
| GB1512222A (en) | Data processing apparatus | |
| DK165202C (en) | CENTRAL PROCESSING UNIT WITH MULTIPLE DATA WAYS FOR A DATA PROCESSING PLANT | |
| GB1250926A (en) | ||
| JPS56153448A (en) | Microprogram control device | |
| ES435802A1 (en) | Programmable sequence controller | |
| JPS57196334A (en) | Memory interface | |
| ES379861A1 (en) | Method for the contraction of data | |
| JPS5483731A (en) | Information processor of microprogram control | |
| GB1497738A (en) | Information transfer | |
| GB1401462A (en) | Device for simulating the reading of a memory | |
| SU926619A1 (en) | Device for technical equipment program control | |
| GB938204A (en) | Improvements in or relating to electrical digital differential analysers | |
| ES425091A1 (en) | Stored programme controlled telephone exchange | |
| ATE18817T1 (en) | CENTRAL UNIT OF A DIGITAL MULTI-BIT COMPUTING SYSTEM. | |
| JPS55121561A (en) | Information processing system | |
| JPS5492145A (en) | Processing method for data on large-scale memory unit | |
| ES434524A1 (en) | Data processing system for scanning test points | |
| GB1509273A (en) | Method of transferring position data of separate independently operating group controlled knitting machines and device for performing said method | |
| GB1525215A (en) | Microprogramme control device | |
| JPS56165999A (en) | Memory card multiplex test system |