ES464138A1 - Disposicion de semiconductor integrada para un esquema de circuito logico. - Google Patents

Disposicion de semiconductor integrada para un esquema de circuito logico.

Info

Publication number
ES464138A1
ES464138A1 ES464138A ES464138A ES464138A1 ES 464138 A1 ES464138 A1 ES 464138A1 ES 464138 A ES464138 A ES 464138A ES 464138 A ES464138 A ES 464138A ES 464138 A1 ES464138 A1 ES 464138A1
Authority
ES
Spain
Prior art keywords
base
zone
fact
logic
doping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES464138A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of ES464138A1 publication Critical patent/ES464138A1/es
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/63—Combinations of vertical and lateral BJTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/65—Integrated injection logic
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/038—Diffusions-staged
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/106—Masks, special
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/167—Two diffusions in one hole

Landscapes

  • Bipolar Integrated Circuits (AREA)
  • Bipolar Transistors (AREA)
  • Element Separation (AREA)

Abstract

Disposición de semiconductor integrada para un esquema de circuito lógico con zonas de impurificación entremezcladas, que representan en cada caso la zona de base y de colector o emisor de transistores bipolares, preferentemente de transistores inversores desde el punto de vista lógico en circuitos de lógica de inyección, que se caracteriza por el hecho de que estos transistores bipolares están realizados sin conexión externa sobre su zona de base propiamente dicha, por el hecho de que están previstas entradas de condición lógicas externamente accesibles en forma de conexiones o contactos en por lo menos una zona de control de base o de conexión de base separada, unida con la zona de base propiamente dicha del transistor bipolar por medio de acoplamiento interno de inyección, como zona de impurificación adicional del mismo tipo de conductividad que la zona de base, y por el hecho de que la zona de transistor dispuesta en la zona de base propiamente dicha del transistor bipolar como zona de impurificación está prevista como salida lógica original, en la que se forma por primera vez el resultado de enlace.
ES464138A 1976-11-16 1977-11-15 Disposicion de semiconductor integrada para un esquema de circuito logico. Expired ES464138A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2652103A DE2652103C2 (de) 1976-11-16 1976-11-16 Integrierte Halbleiteranordnung für ein logisches Schaltungskonzept und Verfahren zu ihrer Herstellung

Publications (1)

Publication Number Publication Date
ES464138A1 true ES464138A1 (es) 1978-12-16

Family

ID=5993241

Family Applications (1)

Application Number Title Priority Date Filing Date
ES464138A Expired ES464138A1 (es) 1976-11-16 1977-11-15 Disposicion de semiconductor integrada para un esquema de circuito logico.

Country Status (15)

Country Link
US (1) US4158783A (es)
JP (1) JPS5363874A (es)
AT (1) AT382261B (es)
BE (1) BE859759A (es)
BR (1) BR7707519A (es)
CA (1) CA1092722A (es)
DD (1) DD137771A5 (es)
DE (1) DE2652103C2 (es)
ES (1) ES464138A1 (es)
FR (1) FR2371063A1 (es)
GB (1) GB1592334A (es)
IT (1) IT1115741B (es)
NL (1) NL7711778A (es)
SE (1) SE7712741L (es)
SU (1) SU912065A3 (es)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4199776A (en) * 1978-08-24 1980-04-22 Rca Corporation Integrated injection logic with floating reinjectors
JPS55170895U (es) * 1979-05-26 1980-12-08
US4338622A (en) * 1979-06-29 1982-07-06 International Business Machines Corporation Self-aligned semiconductor circuits and process therefor
US4794277A (en) * 1986-01-13 1988-12-27 Unitrode Corporation Integrated circuit under-voltage lockout
US5177029A (en) * 1989-03-28 1993-01-05 Matsushita Electric Works, Ltd. Method for manufacturing static induction type semiconductor device enhancement mode power

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7107040A (es) * 1971-05-22 1972-11-24
NL7200294A (es) * 1972-01-08 1973-07-10
US3919005A (en) * 1973-05-07 1975-11-11 Fairchild Camera Instr Co Method for fabricating double-diffused, lateral transistor
US3959809A (en) * 1974-05-10 1976-05-25 Signetics Corporation High inverse gain transistor
DE2446649A1 (de) * 1974-09-30 1976-04-15 Siemens Ag Bipolare logikschaltung
US3993513A (en) * 1974-10-29 1976-11-23 Fairchild Camera And Instrument Corporation Combined method for fabricating oxide-isolated vertical bipolar transistors and complementary oxide-isolated lateral bipolar transistors and the resulting structures
US4058419A (en) * 1974-12-27 1977-11-15 Tokyo Shibaura Electric, Co., Ltd. Method of manufacturing integrated injection logic semiconductor devices utilizing self-aligned double-diffusion techniques
DE2509530C2 (de) * 1975-03-05 1985-05-23 Ibm Deutschland Gmbh, 7000 Stuttgart Halbleiteranordnung für die Grundbausteine eines hochintegrierbaren logischen Halbleiterschaltungskonzepts basierend auf Mehrfachkollektor-Umkehrtransistoren

Also Published As

Publication number Publication date
US4158783A (en) 1979-06-19
JPS5615589B2 (es) 1981-04-10
SE7712741L (sv) 1978-05-17
DD137771A5 (de) 1979-09-19
JPS5363874A (en) 1978-06-07
AT382261B (de) 1987-02-10
GB1592334A (en) 1981-07-08
BE859759A (fr) 1978-02-01
DE2652103C2 (de) 1982-10-28
BR7707519A (pt) 1978-08-01
ATA470677A (de) 1986-06-15
DE2652103A1 (de) 1978-05-24
CA1092722A (en) 1980-12-30
IT1115741B (it) 1986-02-03
FR2371063A1 (fr) 1978-06-09
FR2371063B1 (es) 1980-08-01
SU912065A3 (ru) 1982-03-07
NL7711778A (nl) 1978-05-18

Similar Documents

Publication Publication Date Title
US3916430A (en) System for eliminating substrate bias effect in field effect transistor circuits
KR840005629A (ko) 전계효과 트랜지스터와 바이폴라트랜지스터를 조합한 게이트회로
US3401319A (en) Integrated latch circuit
KR880700468A (ko) 반도체 장치
KR850001647A (ko) 바이폴라 트랜지스터와 전계효과 트랜지스터와의 복합회로
SE7507080L (sv) Halvledaranordning
GB1532428A (en) Integrated circuits
KR880010575A (ko) 논리회로
KR870009542A (ko) Mosfet의 소오스가 부하에 연결되는 mosfet를 동작시키기 위한 회로배열
ES440562A1 (es) Perfeccionamientos en organos de memoria de circuitos inte- grados.
ES397739A1 (es) Un dispositivo semiconductor.
FR2369652A1 (fr) Memoire morte programmable a transistors
ES370818A1 (es) Una disposicion de circuito.
JPS5310984A (en) Complementary type mos integrated circuit
GB1488152A (en) Logic circuit
KR840000081A (ko) 반도체 메모리
GB1045314A (en) Improvements relating to semiconductor devices
GB1180284A (en) Switching Circuit
JPS5944786B2 (ja) 相補型ｍｉｓ回路装置
GB998165A (en) Improvements in or relating to electrical signal translating circuits
JPS5333071A (en) Complementary type insulated gate semiconductor circuit
US3363154A (en) Integrated circuit having active and passive components in same semiconductor region
GB1436988A (en) Logic voltage inverter circuits
GB1021147A (en) Divided base four-layer semiconductor device
KR850003069A (ko) 반도체 집적회로 장치