ES481636A1 - Un amecanismo de retencion dle control programable. - Google Patents

Un amecanismo de retencion dle control programable.

Info

Publication number
ES481636A1
ES481636A1 ES481636A ES481636A ES481636A1 ES 481636 A1 ES481636 A1 ES 481636A1 ES 481636 A ES481636 A ES 481636A ES 481636 A ES481636 A ES 481636A ES 481636 A1 ES481636 A1 ES 481636A1
Authority
ES
Spain
Prior art keywords
control
changed
latch
control latch
instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES481636A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of ES481636A1 publication Critical patent/ES481636A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/342—Extension of operand address space
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615—Address space extension
    • G06F12/0623—Address space extension for memory modules
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30185—Instruction operation extension or modification according to one or more bits in the instruction, e.g. prefix, sub-opcode

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Programmable Controllers (AREA)
  • Bus Control (AREA)

Abstract

Un mecanismo de retención de control programable en un sistema de tratamiento de datos que incluye diversos elementos de flujo de datos para tratar señales de datos, un equipo de memoria para almacenar instrucciones y datos, un registro de instrucciones para recibir instrucciones almacenadas del equipo de memoria, y circuitos de control acoplados al registro de instrucciones para controlar los elementos de flujo de datos y la lectura de instrucciones del equipo de memoria, caracterizado porque dicho mecanismo de retención de control programable comprende : al menos un circuito de retención que tiene una entrada de datos para recibir una señal de datos binarios, una entrada de carga para recibir una señal de carga para hacer que la señal de datos binarios sea cargada en el circuito de retención y una salida para proporcionar una señal de control para el sistema de tratamiento de datos circuitos de acoplamiento para conectar la entrada de datos de cada uno de los circuitos de retención a unaposición de bitio predeterminada del registro de instrucciones y circuitos de control de carga acoplados al registro de instrucciones y que responden a la aparición en el mismo de una instrucción que tiene un código de operación predeterminado para suministrar una señal de carga a la entrada de carga de al menos uno de los circuitos de retención, determinado la posición de bitio predeterminada de la instrucción el valor binario cargado en el circuito de retención.
ES481636A 1978-06-23 1979-06-18 Un amecanismo de retencion dle control programable. Expired ES481636A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/918,223 US4179738A (en) 1978-06-23 1978-06-23 Programmable control latch mechanism for a data processing system

Publications (1)

Publication Number Publication Date
ES481636A1 true ES481636A1 (es) 1980-01-16

Family

ID=25440013

Family Applications (1)

Application Number Title Priority Date Filing Date
ES481636A Expired ES481636A1 (es) 1978-06-23 1979-06-18 Un amecanismo de retencion dle control programable.

Country Status (10)

Country Link
US (1) US4179738A (es)
EP (1) EP0006478B1 (es)
JP (1) JPS589454B2 (es)
AU (1) AU525348B2 (es)
BR (1) BR7903716A (es)
CA (1) CA1115849A (es)
DE (1) DE2962433D1 (es)
ES (1) ES481636A1 (es)
IT (1) IT1162548B (es)
SU (1) SU1082341A3 (es)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4419727A (en) * 1979-01-02 1983-12-06 Honeywell Information Systems Inc. Hardware for extending microprocessor addressing capability
US4452136A (en) * 1979-10-19 1984-06-05 International Business Machines Corporation Printer subsystem with dual cooperating microprocessors
US4353298A (en) * 1979-10-19 1982-10-12 International Business Machines Corporation Partial line turnaround for printers
US4353653A (en) * 1979-10-19 1982-10-12 International Business Machines Corporation Font selection and compression for printer subsystem
EP0232796B1 (en) * 1980-11-24 1991-07-03 Texas Instruments Incorporated Pseudo-microprogramming in microprocessor with compressed control rom and with strip layout of busses, alu and registers
US4499535A (en) * 1981-05-22 1985-02-12 Data General Corporation Digital computer system having descriptors for variable length addressing for a plurality of instruction dialects
US4449185A (en) * 1981-11-30 1984-05-15 Rca Corporation Implementation of instruction for a branch which can cross one page boundary
US4477872A (en) * 1982-01-15 1984-10-16 International Business Machines Corporation Decode history table for conditional branch instructions
JPS58146941A (ja) * 1982-02-26 1983-09-01 Hitachi Ltd マイクロプログラム制御デ−タ処理装置
US4704678A (en) * 1982-11-26 1987-11-03 Inmos Limited Function set for a microcomputer
US6414368B1 (en) * 1982-11-26 2002-07-02 Stmicroelectronics Limited Microcomputer with high density RAM on single chip
EP0148478B1 (en) * 1983-12-23 1989-08-09 Hitachi, Ltd. A data processor with control of the significant bit lenghts of general purpose registers
US5354135A (en) * 1984-08-03 1994-10-11 Canon Kabushiki Kaisha Recorder and dot pattern control circuit
JPH0827716B2 (ja) * 1985-10-25 1996-03-21 株式会社日立製作所 データ処理装置及びデータ処理方法
US4819165A (en) * 1987-03-27 1989-04-04 Tandem Computers Incorporated System for performing group relative addressing
US5111423A (en) * 1988-07-21 1992-05-05 Altera Corporation Programmable interface for computer system peripheral circuit card
US5155826A (en) * 1988-12-05 1992-10-13 Fadem Richard J Memory paging method and apparatus
US5537607A (en) * 1993-04-28 1996-07-16 International Business Machines Corporation Field programmable general purpose interface adapter for connecting peripheral devices within a computer system
KR20140134797A (ko) * 2013-05-14 2014-11-25 에스케이하이닉스 주식회사 반도체 장치 및 이의 동작 방법

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3292151A (en) * 1962-06-04 1966-12-13 Ibm Memory expansion
US3395392A (en) * 1965-10-22 1968-07-30 Ibm Expanded memory system
JPS544584B2 (es) * 1972-08-19 1979-03-08
JPS5171648A (es) * 1974-12-18 1976-06-21 Panafacom Ltd
JPS5354433A (en) * 1976-10-28 1978-05-17 Fujitsu Ltd Register setting system

Also Published As

Publication number Publication date
SU1082341A3 (ru) 1984-03-23
AU525348B2 (en) 1982-11-04
EP0006478A1 (fr) 1980-01-09
US4179738A (en) 1979-12-18
BR7903716A (pt) 1980-02-05
IT7923793A0 (it) 1979-06-22
EP0006478B1 (fr) 1982-04-07
JPS589454B2 (ja) 1983-02-21
JPS554695A (en) 1980-01-14
DE2962433D1 (en) 1982-05-19
IT1162548B (it) 1987-04-01
AU4679379A (en) 1980-01-03
CA1115849A (en) 1982-01-05

Similar Documents

Publication Publication Date Title
ES481636A1 (es) Un amecanismo de retencion dle control programable.
ES486103A1 (es) Un sistema de tratamiento de datos
JPS54142771A (en) Industrial robot controlling system
JPS55128641A (en) Controlling system for vehicle
JPS5657140A (en) Address designation system of desk calculator
GB1179047A (en) Data Processing System with Improved Address Modification Apparatus
JPS55124830A (en) Input and output control system
JPS551676A (en) Memory protect system
JPS5424553A (en) Control system for data transfer
JPS5636705A (en) Sequence program translation system of programmable sequence controller
JPS5278334A (en) Program sequence check system
JPS5621215A (en) Loading system
JPS5734263A (en) Simple multiprocessor system
JPS5498125A (en) Control storage unit of computer
GB1139181A (en) Control apparatus in a data processing system
JPS54114945A (en) Information processing system
JPS5343438A (en) Locus input control circuit
JPS5624606A (en) Programmable controller
JPS52130260A (en) Data processing unit
JPS54159835A (en) Multiple transfer instructing system
JPS55962A (en) Programmable sequence controller
JPS5569854A (en) Microprogram controller
Veselovskii et al. Magnetic-bubble memory in multiprocessor computer systems with a common control.
JPS54141976A (en) Sequence control unit
JPS5769339A (en) Microprogram controller having exclusive control part

Legal Events

Date Code Title Description
MM4A Patent lapsed

Effective date: 19960401