ES489315A1 - Procedimiento y dispositivo para la multiplicacion de sali- das de un control de programa - Google Patents

Procedimiento y dispositivo para la multiplicacion de sali- das de un control de programa

Info

Publication number
ES489315A1
ES489315A1 ES489315A ES489315A ES489315A1 ES 489315 A1 ES489315 A1 ES 489315A1 ES 489315 A ES489315 A ES 489315A ES 489315 A ES489315 A ES 489315A ES 489315 A1 ES489315 A1 ES 489315A1
Authority
ES
Spain
Prior art keywords
outputs
multiply
exits
programmable controller
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES489315A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Truetzschler GmbH and Co KG
Original Assignee
Truetzschler GmbH and Co KG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Truetzschler GmbH and Co KG filed Critical Truetzschler GmbH and Co KG
Publication of ES489315A1 publication Critical patent/ES489315A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Program-control systems
    • G05B19/02—Program-control systems electric
    • G05B19/04—Program control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
    • G05B19/054—Input/output
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/10—Plc systems
    • G05B2219/11—Plc I-O input output
    • G05B2219/1125—I-O addressing

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Programmable Controllers (AREA)
  • Selective Calling Equipment (AREA)
  • Control By Computers (AREA)

Abstract

Procedimiento y dispositivo para la multiplicación de las salida de un control de programa, en el que pueden transformarse por ejemplo señales lógicas en señales lógicas o en señales de potencia, estando previstas salida para la generación de las señales lógicas o de potencia, caracterizado el procedimiento porque las salida de la unidad de programa (control programable) constituye una palabra-dato que está compuesta respectivamente por el bit para la liberación un bit para los datos y varios bits para las direcciones, porque el ib para la liberación y los bits para las direcciones se alimentan a un decodificador de direcciones, que genera una señal de control para una salida determinada a partir de los bits para las direcciones en dependencia del bit de liberación y porque el bit para los datos conecta o desconecta esta salida.
ES489315A 1979-03-09 1980-03-07 Procedimiento y dispositivo para la multiplicacion de sali- das de un control de programa Expired ES489315A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19792909212 DE2909212A1 (de) 1979-03-09 1979-03-09 Verfahren und vorrichtung zur vervielfaeltigung der ausgaenge einer programmierbaren steuerung

Publications (1)

Publication Number Publication Date
ES489315A1 true ES489315A1 (es) 1980-09-01

Family

ID=6064898

Family Applications (1)

Application Number Title Priority Date Filing Date
ES489315A Expired ES489315A1 (es) 1979-03-09 1980-03-07 Procedimiento y dispositivo para la multiplicacion de sali- das de un control de programa

Country Status (5)

Country Link
EP (1) EP0016868A3 (es)
JP (1) JPS55124808A (es)
BR (1) BR8001367A (es)
DE (1) DE2909212A1 (es)
ES (1) ES489315A1 (es)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
UST843614I4 (es) * 1969-07-22
US3810118A (en) * 1971-04-27 1974-05-07 Allen Bradley Co Programmable matrix controller
DE2711892A1 (de) * 1977-03-18 1978-09-21 Licentia Gmbh Schaltungsanordnung zur steuerung des datenverkehrs zwischen einem mikroprozessor und peripherieeinheiten

Also Published As

Publication number Publication date
BR8001367A (pt) 1980-11-11
EP0016868A2 (de) 1980-10-15
DE2909212A1 (de) 1980-09-11
EP0016868A3 (de) 1981-04-29
JPS55124808A (en) 1980-09-26

Similar Documents

Publication Publication Date Title
EP0342832A3 (en) Dynamic feedback arrangement scrambling technique keystream generator
JPS6489678A (en) Signal processing system
GB1314986A (en) Multiple process control system
SE7810178L (sv) Rekursivt digital filter
GB1150603A (en) Electronic Musical Instrument
JPS551556A (en) Multifunctional electronic watch
GB988892A (en) Time division, multiplex pulse code modulation system
JPS5477533A (en) Signal generating device
JPS573293A (en) Delay circuit
JPS57147751A (en) Bit exchange system
JPS5538604A (en) Memory device
JPS56146338A (en) Translating system of alarm signal
JPS5745642A (en) Bit processing method for microcomputer
JPS57100535A (en) Data array converter
SE8406242D0 (sv) Krypterings- och dekrypteringsanordning
KR950033809A (ko) 수정형 부스승산기에 있어서 부분곱 행 생성회로
SU1603533A1 (ru) Устройство дл имитации искажений двоичного сигнала
SU548857A1 (ru) Преобразователь кодов
JPS57160242A (en) Variable length code decoding circuit
JPS6458016A (en) Digital delay circuit
JPS5639650A (en) Code generating circuit
JPS55102990A (en) Remote supervisory control system
JPS5442944A (en) Refresh address control system for memory
JPS54126006A (en) Information service device
JPS5534356A (en) Memory device