ES539201A0 - Sistema de deteccion y correccion de errores de una unidad de memoria de procesado de datos. - Google Patents

Sistema de deteccion y correccion de errores de una unidad de memoria de procesado de datos.

Info

Publication number
ES539201A0
ES539201A0 ES539201A ES539201A ES539201A0 ES 539201 A0 ES539201 A0 ES 539201A0 ES 539201 A ES539201 A ES 539201A ES 539201 A ES539201 A ES 539201A ES 539201 A0 ES539201 A0 ES 539201A0
Authority
ES
Spain
Prior art keywords
data processing
memory unit
error detection
correction system
processing memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES539201A
Other languages
English (en)
Other versions
ES8701395A1 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of ES8701395A1 publication Critical patent/ES8701395A1/es
Publication of ES539201A0 publication Critical patent/ES539201A0/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G06F11/1028—Adjacent errors, e.g. error in n-bit (n>1) wide storage units, i.e. package error
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/19—Single error correction without using particular properties of the cyclic codes, e.g. Hamming codes, extended or generalised Hamming codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Correction Of Errors (AREA)
ES539201A 1983-12-28 1984-12-28 Sistema de deteccion y correccion de errores de una unidad de memoria de procesado de datos. Expired ES8701395A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58250004A JPS60142430A (ja) 1983-12-28 1983-12-28 誤り訂正・検出装置

Publications (2)

Publication Number Publication Date
ES8701395A1 ES8701395A1 (es) 1986-11-16
ES539201A0 true ES539201A0 (es) 1986-11-16

Family

ID=17201412

Family Applications (3)

Application Number Title Priority Date Filing Date
ES539201A Expired ES8701395A1 (es) 1983-12-28 1984-12-28 Sistema de deteccion y correccion de errores de una unidad de memoria de procesado de datos.
ES550916A Expired ES8706271A1 (es) 1983-12-28 1986-01-15 Sistema de correccion y deteccion de errores de una unidad de memoria de procesado de datos
ES550915A Expired ES8706270A1 (es) 1983-12-28 1986-01-15 Sistema de correccion y deteccion de errores de una unidad de memoria de proceso de datos

Family Applications After (2)

Application Number Title Priority Date Filing Date
ES550916A Expired ES8706271A1 (es) 1983-12-28 1986-01-15 Sistema de correccion y deteccion de errores de una unidad de memoria de procesado de datos
ES550915A Expired ES8706270A1 (es) 1983-12-28 1986-01-15 Sistema de correccion y deteccion de errores de una unidad de memoria de proceso de datos

Country Status (9)

Country Link
US (1) US4631725A (es)
EP (1) EP0147336B1 (es)
JP (1) JPS60142430A (es)
KR (1) KR900001228B1 (es)
AU (1) AU550471B2 (es)
BR (1) BR8406792A (es)
CA (1) CA1226368A (es)
DE (1) DE3483310D1 (es)
ES (3) ES8701395A1 (es)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0697542B2 (ja) * 1985-05-14 1994-11-30 松下電器産業株式会社 インタ−リ−ブ回路
JPS6246357A (ja) * 1985-08-23 1987-02-28 Hitachi Vlsi Eng Corp 半導体記憶装置
JPS6250943A (ja) * 1985-08-30 1987-03-05 Hitachi Ltd 記憶装置
JPS63236416A (ja) * 1987-03-25 1988-10-03 Mitsubishi Electric Corp 符号化復号化方法
US4868829A (en) * 1987-09-29 1989-09-19 Hewlett-Packard Company Apparatus useful for correction of single bit errors in the transmission of data
US4961192A (en) * 1988-07-29 1990-10-02 International Business Machines Corporation Data error detection and correction
US5491702A (en) * 1992-07-22 1996-02-13 Silicon Graphics, Inc. Apparatus for detecting any single bit error, detecting any two bit error, and detecting any three or four bit error in a group of four bits for a 25- or 64-bit data word
US5517511A (en) * 1992-11-30 1996-05-14 Digital Voice Systems, Inc. Digital transmission of acoustic signals over a noisy communication channel
US5751744A (en) * 1993-02-01 1998-05-12 Advanced Micro Devices, Inc. Error detection and correction circuit
EP0629051B1 (en) * 1993-06-10 1998-04-01 BULL HN INFORMATION SYSTEMS ITALIA S.p.A. Digital information error correcting apparatus for correcting single errors(sec),detecting double errors(ded)and single byte multiple errors(sbd),and the correction of an odd number of single byte errors(odd sbc).
US5657331A (en) * 1995-03-13 1997-08-12 Samsung Electronics Co., Ltd. Method and apparatus for the generation of simple burst error correcting cyclic codes for use in burst error trapping decoders
JP3234130B2 (ja) 1995-05-30 2001-12-04 三菱電機株式会社 誤り訂正符号復号化方法およびこの方法を用いる回路
US6463563B1 (en) 1999-11-30 2002-10-08 International Business Machines Corporation Single symbol correction double symbol detection code employing a modular H-matrix
KR20010057145A (ko) * 1999-12-18 2001-07-04 윤종용 Ｘｏｒ 코드, 이를 이용한 직렬 연접 부호기 및 복호기
US6675344B1 (en) * 2000-05-01 2004-01-06 Hewlett-Packard Development Company, L.P. Multiple ECC schemes to improve bandwidth
KR100429528B1 (ko) * 2002-01-23 2004-05-03 삼성전자주식회사 디지털 통신 방법 및 장치
US7596743B2 (en) * 2005-09-28 2009-09-29 Ati Technologies Inc. Method and apparatus for error management
US8069377B2 (en) * 2006-06-26 2011-11-29 Micron Technology, Inc. Integrated circuit having memory array including ECC and column redundancy and method of operating the same
US8010864B2 (en) * 2006-10-26 2011-08-30 Analog Devices, Inc. Parameter setting with error correction for analog circuits
KR101497545B1 (ko) * 2008-09-12 2015-03-03 삼성전자주식회사 프리 페이지 검출 방법 및 장치와 이를 이용한 에러 정정 코드 디코딩 방법 및 장치
CN112216333B (zh) * 2020-09-30 2024-02-06 深圳市宏旺微电子有限公司 芯片测试方法及装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3958220A (en) * 1975-05-30 1976-05-18 International Business Machines Corporation Enhanced error correction
US4107650A (en) * 1976-08-13 1978-08-15 The Johns Hopkins University Error correction encoder and decoder
JPS5848939B2 (ja) * 1977-12-23 1983-11-01 富士通株式会社 エラ−訂正処理装置
US4168486A (en) * 1978-06-30 1979-09-18 Burroughs Corporation Segmented error-correction system
CA1161565A (en) * 1980-06-20 1984-01-31 Yoichiro Sako Method of error correction
JPS58198935A (ja) * 1982-05-15 1983-11-19 Sony Corp デ−タ伝送方法
US4569050A (en) * 1983-01-14 1986-02-04 Honeywell Inc. Data communication system with fixed weight error correction and detection code

Also Published As

Publication number Publication date
EP0147336A3 (en) 1987-08-26
ES8701395A1 (es) 1986-11-16
EP0147336B1 (en) 1990-09-26
ES550916A0 (es) 1987-05-16
EP0147336A2 (en) 1985-07-03
AU3713884A (en) 1985-07-04
AU550471B2 (en) 1986-03-20
CA1226368A (en) 1987-09-01
ES8706271A1 (es) 1987-05-16
BR8406792A (pt) 1985-10-29
KR850004675A (ko) 1985-07-25
US4631725A (en) 1986-12-23
JPS60142430A (ja) 1985-07-27
JPS6349245B2 (es) 1988-10-04
DE3483310D1 (de) 1990-10-31
ES550915A0 (es) 1987-05-16
ES8706270A1 (es) 1987-05-16
KR900001228B1 (ko) 1990-03-05

Similar Documents

Publication Publication Date Title
ES550916A0 (es) Sistema de correccion y deteccion de errores de una unidad de memoria de procesado de datos
MX155253A (es) Mejoras en sistema procesador de datos
MX158195A (es) Mejoras en una memoria provisional para un sistema de procesamiento de datos
DE3689519D1 (de) Hierarchisches datenverarbeitungssystem.
FI832394A7 (fi) Kannettava tietojenkäsittely- ja tallennusjärjestelmä.
GB2075730B (en) Refresch and error detection and correction technique for a data processing system
NO167773C (no) Fremgangsmaate og anordning for behandling av geofysiske data.
IT1206331B (it) Architettura di sistema di elaborazione dati.
IT8224060A0 (it) Procedimento di mappatura della memoria in sistema di elaborazione dati.
NO166985C (no) Laaseanordning for anvendelse i et databehandlingssystem.
DE3671557D1 (de) Datenverarbeitungsanlage.
DE3688022D1 (de) Datenverarbeitungsanlage.
ES523749A0 (es) Sistema de proceso de datos.
ES500742A0 (es) Perfeccionamientos en circuitos de deteccion de errores pa- ra dispositivos de memoria en sistema de proceso de datos
FI865218A0 (fi) Databehandlingssystem.
DE3688824D1 (de) Datenverarbeitungssystem.
DE3483938D1 (de) Datenfehlerdetektion und korrekturschaltung.
IT8719353A0 (it) Sistema di memoria e relativo apparato di rivelazione-correzione di errore.
DE3482063D1 (de) Prozessor zu datenverarbeitung in funktion von programmspeicherinstruktionen.
DE3854037D1 (de) Speicheraddressierungsfehlererkennung.
DE3674307D1 (de) Datenverarbeitungsanlage.
DE3483489D1 (de) Speicherzugriffseinrichtung in einem datenverarbeitungssystem.
DE3688232D1 (de) Datenverarbeitungssystem.
ES548696A0 (es) Un sistema de tratamiento de datos.
DE3680349D1 (de) Datenverarbeitungssystem.

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 19970303