ES8702105A1 - Procedimiento para la fabricacion de conexiones impresas conmas de cuatro niveles conductores - Google Patents

Procedimiento para la fabricacion de conexiones impresas conmas de cuatro niveles conductores

Info

Publication number
ES8702105A1
ES8702105A1 ES548252A ES548252A ES8702105A1 ES 8702105 A1 ES8702105 A1 ES 8702105A1 ES 548252 A ES548252 A ES 548252A ES 548252 A ES548252 A ES 548252A ES 8702105 A1 ES8702105 A1 ES 8702105A1
Authority
ES
Spain
Prior art keywords
production
conductive layers
circuit boards
printed circuit
packet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES548252A
Other languages
English (en)
Other versions
ES548252A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ISOLA WERKE AG
Original Assignee
ISOLA WERKE AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ISOLA WERKE AG filed Critical ISOLA WERKE AG
Publication of ES548252A0 publication Critical patent/ES548252A0/es
Publication of ES8702105A1 publication Critical patent/ES8702105A1/es
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4611Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4638Aligning and fixing the circuit boards before lamination; Detecting or measuring the misalignment after lamination; Aligning external circuit patterns or via connections relative to internal circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431Details of mounted components
    • H05K2201/10598Means for fastening a component, a casing or a heat sink whereby a pressure is exerted on the component towards the PCB

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PROCEDIMIENTO PARA LA FABRICACION DE CONEXIONES IMPRESAS CON MAS DE CUATRO NIVELES CONDUCTORES. COMPRENDE GRUPOS INDIVIDUALES DE CONEXIONES DE LAMINADOS INDIVIDUALES (2) Y PREIMPREGNADOS ADHESIVOS (3), PASADORES (6), REMACHES HUECOS (17) Y/ PINZAS DIPUESTOS EN LOS PUNTOS DE LOS AGUJEROS POSICIONALES, ENCONTRANDOSE TODOS RECIPROCAMENTE UNIDOS DE FORMA INAMOVIBLE Y PUNTIFORME, Y A PRESION CONJUNTAMENTE A MODO DE GRUPO CONTRA GRUPO ENTRE LOS PREIMPREGNADOS ADHESIVOS DE GRAN FORMATO Y LAS LAMINAS DE COBRE (4); DONDE LOS DIAMETROS EXTERIORES DE LOS REMACHES HUECOS, PASADORES Y/O PINZAS CORRESPONDEN EN AJUSTE EXACTO A LOS DIAMETROS INTERIORES DE LOS AGUJEROS POSICIONALES. TIENE UTILIDAD EN APARATOS ELECTRONICOS, ESPECIALMENTE ORDENADORES.
ES548252A 1984-10-30 1985-10-26 Procedimiento para la fabricacion de conexiones impresas conmas de cuatro niveles conductores Expired ES8702105A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19843439718 DE3439718A1 (de) 1984-10-30 1984-10-30 Verfahren zur herstellung von gedruckten schaltungen mit mehr als vier leitungsebenen

Publications (2)

Publication Number Publication Date
ES548252A0 ES548252A0 (es) 1986-12-01
ES8702105A1 true ES8702105A1 (es) 1986-12-01

Family

ID=6249121

Family Applications (1)

Application Number Title Priority Date Filing Date
ES548252A Expired ES8702105A1 (es) 1984-10-30 1985-10-26 Procedimiento para la fabricacion de conexiones impresas conmas de cuatro niveles conductores

Country Status (3)

Country Link
EP (1) EP0184627A1 (es)
DE (1) DE3439718A1 (es)
ES (1) ES8702105A1 (es)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4029970A1 (de) * 1990-09-21 1992-04-02 Siemens Nixdorf Inf Syst Verfahren zum verpressen von mehrlagenleiterplatten
ITMO20030200A1 (it) * 2003-07-10 2005-01-11 Nuova Laelvi S R L Procedimento di assemblaggio di un circuito stampato
CN117998771B (zh) * 2024-04-07 2024-07-05 四川托璞勒科技股份有限公司 一种电路板用叠板台

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4064357A (en) * 1975-12-02 1977-12-20 Teledyne Electro-Mechanisms Interconnected printed circuits and method of connecting them
JPS5382170A (en) * 1976-12-28 1978-07-20 Ngk Insulators Ltd Method of producing coupled type ic ceramic package
DE3240754A1 (de) * 1981-11-06 1983-05-19 Sumitomo Bakelite Co. Ltd., Tokyo Gedruckte schaltung mit mehreren schichten und verfahren zu deren herstellung

Also Published As

Publication number Publication date
EP0184627A1 (de) 1986-06-18
ES548252A0 (es) 1986-12-01
DE3439718A1 (de) 1986-04-30

Similar Documents

Publication Publication Date Title
ES2069570T3 (es) Procedimiento de fabricacion de una placa de conexionado impreso de multiples capas.
EP0124847A3 (en) A flexible base plate for printed circuit board and a method for the preparation thereof
TW370764B (en) Method for producing an apparatus that includes a print circuit board
MY108905A (en) Copper-clad laminate and printed wiring board
KR890004824B1 (en) Printed circuit board
TW342579B (en) Manufacturing method of printed circuit board and printed circuit board
EP0243507A4 (en) FLEXIBLE LAMINATE FOR BOARD FOR PRINTED CIRCUITS AND METHOD FOR THE PRODUCTION THEREOF.
EP0080689A3 (en) Method for fabricating multilayer laminated printed circuit boards
JPS647697A (en) Manufacture of hybrid multi-layer circuit board
DE3571309D1 (en) Printed circuit board laminating apparatus
AU569186B2 (en) High density multilayer printed circuit board
ATE143170T1 (de) Widerstand in smd-bauweise und verfahren zu seiner herstellung
DE69923205D1 (de) Leiterplattenanordnung und verfahren zu ihrer herstellung
EP0178864A3 (en) Process for producing copper through-hole printed circuit board
EP0265629A3 (en) Printed circuit card fabrication process with nickel overplate
GB1269592A (en) Sub-element for electronic circuit board
HK73891A (en) Heat-miniaturizable printed circuit board
ES8401684A1 (es) Dispositivo conectador para tarjetas de circuitos impresos.
ES2003233A6 (es) Un metodo para fabricar una placa de circuito impreso y placa correspondiente
JPS6473909A (en) Noise filter
JPS5749581A (en) Connection between thermal head and heating-energizing circuit
IE850184L (en) Circuit boards made of laminates
EP0107037A3 (en) Multilayer printed circuit board, and method of manufacturing multilayer printed circuit boards
PT78783A (en) Backpanel assemblies for printed circuit boards
JPS53123868A (en) Method of producing multilayer printed circuit board provided with multiple through holes

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 19970303