FR2409552A1 - Dispositif multiplicateur multicanaux, notamment pour systeme de traitement de signal par correlation, et systeme de traitement de signal comportant un tel dispositif - Google Patents

Dispositif multiplicateur multicanaux, notamment pour systeme de traitement de signal par correlation, et systeme de traitement de signal comportant un tel dispositif

Info

Publication number
FR2409552A1
FR2409552A1 FR7735042A FR7735042A FR2409552A1 FR 2409552 A1 FR2409552 A1 FR 2409552A1 FR 7735042 A FR7735042 A FR 7735042A FR 7735042 A FR7735042 A FR 7735042A FR 2409552 A1 FR2409552 A1 FR 2409552A1
Authority
FR
France
Prior art keywords
rank
charge transfer
stage charge
data processing
semiconductor substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
FR7735042A
Other languages
English (en)
Inventor
Jean-Luc Berger
Jean Fraleux
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Thomson CSF SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson CSF SA filed Critical Thomson CSF SA
Priority to FR7735042A priority Critical patent/FR2409552A1/fr
Publication of FR2409552A1 publication Critical patent/FR2409552A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06G—ANALOGUE COMPUTERS
    • G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers specially adapted therefor
    • G06G7/20—Arrangements for performing computing operations, e.g. operational amplifiers specially adapted therefor for evaluating powers, roots, polynomes, mean square values or standard deviation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06G—ANALOGUE COMPUTERS
    • G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers specially adapted therefor
    • G06G7/16—Arrangements for performing computing operations, e.g. operational amplifiers specially adapted therefor for multiplication or division
    • G06G7/164—Arrangements for performing computing operations, e.g. operational amplifiers specially adapted therefor for multiplication or division using means for evaluating powers, e.g. quarter square multiplier
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06G—ANALOGUE COMPUTERS
    • G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers specially adapted therefor
    • G06G7/19—Arrangements for performing computing operations, e.g. operational amplifiers specially adapted therefor for forming integrals of products, e.g. Fourier integrals, Laplace integrals or correlation integrals; for analysis or synthesis of functions using orthogonal functions
    • G06G7/1907—Arrangements for performing computing operations, e.g. operational amplifiers specially adapted therefor for forming integrals of products, e.g. Fourier integrals, Laplace integrals or correlation integrals; for analysis or synthesis of functions using orthogonal functions using charge transfer devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Networks Using Active Elements (AREA)

Abstract

L'INVENTION CONCERNE UN DISPOSITIF MULTIPLICATEUR MULTICANAUX. LE DISPOSITIF COMPORTE, SUR UN SUBSTRAT SEMI-CONDUCTEUR, DEUX REGISTRES A TRANSFERT DE CHARGES T1, T2 A N ETAGES DE TRANSFERT, CES REGISTRES PERMETTANT UNE REPRESENTATION PAR N ECHANTILLONS D'UN SIGNAL MULTIPLICANDE S1 ET D'UN SIGNAL MULTIPLICATEUR S2, ET, POUR CHAQUE COUPLE D'ETAGES DE TRANSFERT DE RANG I, DES MULTIPLICATEURS AI ET BI DELIVRANT RESPECTIVEMENT UN SIGNAL M1 ET UN SIGNAL M2 RESPECTIVEMENT PROPORTIONNELS AU CARRE DE LA SOMME ET A LA SOMME DES CARRES DES ECHANTILLONS DE RANG I. DES MOYENS AMPLIFICATEURS DIFFERENTIELS DI DELIVRENT, A PARTIR DES MULTIPLICATEURS AI ET BI, UN SIGNAL PRODUIT EGAL A LA DIFFERENCE DES SIGNAUX M1I ET M2. APPLICATION AU TRAITEMENT DE SIGNAL RADAR PAR CORRELATION.
FR7735042A 1977-11-22 1977-11-22 Dispositif multiplicateur multicanaux, notamment pour systeme de traitement de signal par correlation, et systeme de traitement de signal comportant un tel dispositif Withdrawn FR2409552A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR7735042A FR2409552A1 (fr) 1977-11-22 1977-11-22 Dispositif multiplicateur multicanaux, notamment pour systeme de traitement de signal par correlation, et systeme de traitement de signal comportant un tel dispositif

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7735042A FR2409552A1 (fr) 1977-11-22 1977-11-22 Dispositif multiplicateur multicanaux, notamment pour systeme de traitement de signal par correlation, et systeme de traitement de signal comportant un tel dispositif

Publications (1)

Publication Number Publication Date
FR2409552A1 true FR2409552A1 (fr) 1979-06-15

Family

ID=9197891

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7735042A Withdrawn FR2409552A1 (fr) 1977-11-22 1977-11-22 Dispositif multiplicateur multicanaux, notamment pour systeme de traitement de signal par correlation, et systeme de traitement de signal comportant un tel dispositif

Country Status (1)

Country Link
FR (1) FR2409552A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0440565A1 (fr) * 1990-02-02 1991-08-07 Thomson-Csf Processeur optique de signaux comportant un dispositif à transfert de charges, notamment suppresseur de biais pour corrélateur à intégration temporelle

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
NO010395/76 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0440565A1 (fr) * 1990-02-02 1991-08-07 Thomson-Csf Processeur optique de signaux comportant un dispositif à transfert de charges, notamment suppresseur de biais pour corrélateur à intégration temporelle
FR2657976A1 (fr) * 1990-02-02 1991-08-09 Thomson Csf Processeur optique de signaux comportant un dispositif a transfert de charges, notamment suppresseur de biais pour correlateur a integration temporelle.
US5170048A (en) * 1990-02-02 1992-12-08 Thomson-Csf Optic signals processor including a charge-coupled device, notably a bias suppressor for a timing integration correlator

Similar Documents

Publication Publication Date Title
GB1287390A (en) Improvements in or relating to digital filters
FR2377046A1 (fr) Ensemble de traitement de donnees sismiques comportant un formeur de rangees
EP0101318A3 (en) Digital signal processing circuits
JPS56153811A (en) Input optimizing field effect transistor bias circuit
FR2409552A1 (fr) Dispositif multiplicateur multicanaux, notamment pour systeme de traitement de signal par correlation, et systeme de traitement de signal comportant un tel dispositif
EP0122016A3 (fr) Circuit de décodage
JPS55124878A (en) Pattern recognition system
KR880004639A (ko) 디지탈 신호 이득 제어장치
Mavor et al. Analogue ccd correlator using monolithic most multipliers
DE3566927D1 (en) Apparatus for reading a two-dimensional charge image using an array
SU842854A1 (ru) Частотно-импульсный функциональныйпРЕОбРАзОВАТЕль
JPS57109045A (en) Data transfer speed converting circuit
SU450169A1 (ru) Устройство дл умножени
US4672644A (en) Compensator for charge transfer inefficiency in charge coupled devices
SU1388895A1 (ru) Устройство дл вычислени коэффициентов Уолша
SU849421A1 (ru) Устройство усилени
GB1330515A (en) Connection between integrated circuit devices or the like
GB965830A (en) Parallel adder with fast carry network
IT1077815B (it) Amplificatore elettrico
NL7700149A (en) Amplifier circuit with parallel amplifier stages - includes amplifying element and two gates blocking passage of signal outside threshold values
JPS5713542A (en) Data speed transducer
FR2261661A1 (en) Analogue -digital converter e.g. for voltmeter - several modules connected in cascade each having level selector
US2848162A (en) Cathode ray tube binary adder
JPS57152733A (en) Frequency dividing circuit
GB1446081A (en) Electronic multipliers

Legal Events

Date Code Title Description
ST Notification of lapse