FR2432247A1 - Dispositif pour transformer un signal logique a deux niveaux en un signal a deux autres niveaux - Google Patents
Dispositif pour transformer un signal logique a deux niveaux en un signal a deux autres niveauxInfo
- Publication number
- FR2432247A1 FR2432247A1 FR7821989A FR7821989A FR2432247A1 FR 2432247 A1 FR2432247 A1 FR 2432247A1 FR 7821989 A FR7821989 A FR 7821989A FR 7821989 A FR7821989 A FR 7821989A FR 2432247 A1 FR2432247 A1 FR 2432247A1
- Authority
- FR
- France
- Prior art keywords
- circuit
- processing circuits
- level shift
- transistor
- voltage level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/018—Coupling arrangements; Interface arrangements using bipolar transistors only
- H03K19/01806—Interface arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/08—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Nonlinear Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Abstract
Ce dispositif est remarquable en ce qu'il est constitué, d'une part, par un circuit de changement d'écart de tension dont l'entrée reçoit le signal logique d'entrée et, d'autre part, par un circuit de déplacement de niveau dont l'entrée est reliée à la sortie du circuit de changement d'écart de tension et à la sortie duquel apparaissent les signaux logiques de sortie. Application : Interface de circuits de logiques différentes.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR7821989A FR2432247A1 (fr) | 1978-07-25 | 1978-07-25 | Dispositif pour transformer un signal logique a deux niveaux en un signal a deux autres niveaux |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR7821989A FR2432247A1 (fr) | 1978-07-25 | 1978-07-25 | Dispositif pour transformer un signal logique a deux niveaux en un signal a deux autres niveaux |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| FR2432247A1 true FR2432247A1 (fr) | 1980-02-22 |
| FR2432247B1 FR2432247B1 (fr) | 1981-01-02 |
Family
ID=9211146
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR7821989A Granted FR2432247A1 (fr) | 1978-07-25 | 1978-07-25 | Dispositif pour transformer un signal logique a deux niveaux en un signal a deux autres niveaux |
Country Status (1)
| Country | Link |
|---|---|
| FR (1) | FR2432247A1 (fr) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1988003726A1 (fr) * | 1986-11-07 | 1988-05-19 | Emco Display Technology Limited | Ameliorations apportees au traitement de signaux |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3529179A (en) * | 1967-11-01 | 1970-09-15 | Us Army | Logic noise suppressor |
| US3648064A (en) * | 1968-07-01 | 1972-03-07 | Nippon Telegraph & Telephone | Multiple signal level high-speed logic circuit device |
-
1978
- 1978-07-25 FR FR7821989A patent/FR2432247A1/fr active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3529179A (en) * | 1967-11-01 | 1970-09-15 | Us Army | Logic noise suppressor |
| US3648064A (en) * | 1968-07-01 | 1972-03-07 | Nippon Telegraph & Telephone | Multiple signal level high-speed logic circuit device |
Non-Patent Citations (1)
| Title |
|---|
| NV700/76 * |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1988003726A1 (fr) * | 1986-11-07 | 1988-05-19 | Emco Display Technology Limited | Ameliorations apportees au traitement de signaux |
Also Published As
| Publication number | Publication date |
|---|---|
| FR2432247B1 (fr) | 1981-01-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1434067A (en) | Temperature compensated voltage regulator circuits | |
| JPS5515512A (en) | Constant voltage output circuit | |
| JPS5760710A (en) | Adjusting circuit for input bias of amplifier | |
| GB1408985A (en) | Constant current circuits | |
| EP0200570A3 (en) | Ecl circuits | |
| JPS57100743A (en) | Semiconductor integrated circuit device | |
| GB1268330A (en) | Improvements in or relating to logic-signal level-converter circuit arrangements | |
| DK0398742T3 (da) | Clipping-kredsløb | |
| GB1335289A (en) | Current sources | |
| GB762867A (en) | Improvements in or relating to circuits using point type transistors | |
| JPS6410727A (en) | Semiconductor differential circuit | |
| JPS56144637A (en) | Bipolar transistor digital circuit | |
| JPS57103414A (en) | Current source circuit | |
| ATE43212T1 (de) | Schnittstellenanordnung. | |
| JPS57178513A (en) | Constant voltage generating circuit | |
| JPS54105441A (en) | Exclusive-logical sum circuit | |
| JPS54138364A (en) | Alternating current logical sum circuit | |
| JPS5753152A (en) | Inverter circuit | |
| JPS5697114A (en) | Constant current circuit | |
| EP0374782A3 (fr) | Alimentation de référence de tension positive BICMOS | |
| JPS6418317A (en) | Digital-analog converter circuit | |
| JPS56140726A (en) | Output circuit | |
| JPS56160060A (en) | Semiconductor integrated circuit device | |
| JPS5552638A (en) | Current switching unit | |
| JPS57185725A (en) | Signal input circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| DR | Decision of the appeal court due to an appeal at law against decisions of the director of the inpi, except decision of lapse | ||
| ST | Notification of lapse |