FR2471083A1 - Dispositif de circuit integre a transistors mos, utilisable notamment pour le codage - Google Patents

Dispositif de circuit integre a transistors mos, utilisable notamment pour le codage Download PDF

Info

Publication number
FR2471083A1
FR2471083A1 FR7929588A FR7929588A FR2471083A1 FR 2471083 A1 FR2471083 A1 FR 2471083A1 FR 7929588 A FR7929588 A FR 7929588A FR 7929588 A FR7929588 A FR 7929588A FR 2471083 A1 FR2471083 A1 FR 2471083A1
Authority
FR
France
Prior art keywords
transistors
role
circuit
mos
coding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7929588A
Other languages
English (en)
French (fr)
Other versions
FR2471083B1 (2
Inventor
Jean-Claude Basset
Alain Meinguss
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Dassault Electronique SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dassault Electronique SA filed Critical Dassault Electronique SA
Priority to FR7929588A priority Critical patent/FR2471083A1/fr
Priority to DE19803044984 priority patent/DE3044984A1/de
Priority to US06/211,970 priority patent/US4409434A/en
Publication of FR2471083A1 publication Critical patent/FR2471083A1/fr
Application granted granted Critical
Publication of FR2471083B1 publication Critical patent/FR2471083B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06Q—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q20/00—Payment architectures, schemes or protocols
    • G06Q20/30—Payment architectures, schemes or protocols characterised by the use of specific devices or networks
    • G06Q20/34—Payment architectures, schemes or protocols characterised by the use of specific devices or networks using cards, e.g. integrated circuit [IC] cards or magnetic cards
    • G06Q20/341—Active cards, i.e. cards including their own processing means, e.g. including an IC or chip
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06Q—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q20/00—Payment architectures, schemes or protocols
    • G06Q20/38—Payment protocols; Details thereof
    • G06Q20/40—Authorisation, e.g. identification of payer or payee, verification of customer or shop credentials; Review and approval of payers, e.g. check credit lines or negative lists
    • G06Q20/409—Device specific authentication in transaction processing
    • G06Q20/4097—Device specific authentication in transaction processing using mutual authentication between devices and transaction partners
    • G06Q20/40975—Device specific authentication in transaction processing using mutual authentication between devices and transaction partners using encryption therefor
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07F—COIN-FREED OR LIKE APPARATUS
    • G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/10—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means together with a coded signal, e.g. in the form of personal identification information, like personal identification number [PIN] or biometric data
    • G07F7/1008—Active credit-cards provided with means to personalise their use, e.g. with PIN-introduction/comparison system
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07F—COIN-FREED OR LIKE APPARATUS
    • G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/10—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means together with a coded signal, e.g. in the form of personal identification information, like personal identification number [PIN] or biometric data
    • G07F7/1016—Devices or methods for securing the PIN and other transaction-data, e.g. by encryption
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]

Landscapes

  • Business, Economics & Management (AREA)
  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Accounting & Taxation (AREA)
  • Strategic Management (AREA)
  • General Business, Economics & Management (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Security & Cryptography (AREA)
  • Finance (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Storage Device Security (AREA)
FR7929588A 1979-11-30 1979-11-30 Dispositif de circuit integre a transistors mos, utilisable notamment pour le codage Granted FR2471083A1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
FR7929588A FR2471083A1 (fr) 1979-11-30 1979-11-30 Dispositif de circuit integre a transistors mos, utilisable notamment pour le codage
DE19803044984 DE3044984A1 (de) 1979-11-30 1980-11-28 Integrierte transistorschaltung, insbesondere fuer codierung
US06/211,970 US4409434A (en) 1979-11-30 1980-12-01 Transistor integrated device, particularly usable for coding purposes

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7929588A FR2471083A1 (fr) 1979-11-30 1979-11-30 Dispositif de circuit integre a transistors mos, utilisable notamment pour le codage

Publications (2)

Publication Number Publication Date
FR2471083A1 true FR2471083A1 (fr) 1981-06-12
FR2471083B1 FR2471083B1 (2) 1983-08-12

Family

ID=9232286

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7929588A Granted FR2471083A1 (fr) 1979-11-30 1979-11-30 Dispositif de circuit integre a transistors mos, utilisable notamment pour le codage

Country Status (1)

Country Link
FR (1) FR2471083A1 (2)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2738971A1 (fr) * 1995-09-19 1997-03-21 Schlumberger Ind Sa Procede de determination d'une cle de cryptage associee a un circuit integre
FR2738970A1 (fr) * 1995-09-19 1997-03-21 Schlumberger Ind Sa Procede de determination d'une cle diversifiee associee a un circuit integre
WO2001052207A1 (de) * 2000-01-11 2001-07-19 Infineon Technologies Ag Halbleiterchip mit eindeutiger identität und verfahren zur festlegung der eindeutigen identität eines halbleiterchips

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3678250A (en) * 1968-09-13 1972-07-18 Interlectron Patentverwaltung Identification switch
US4045811A (en) * 1975-08-04 1977-08-30 Rca Corporation Semiconductor integrated circuit device including an array of insulated gate field effect transistors
GB1519995A (en) * 1974-09-11 1978-08-02 Hitachi Ltd Semiconductor devices

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3678250A (en) * 1968-09-13 1972-07-18 Interlectron Patentverwaltung Identification switch
GB1519995A (en) * 1974-09-11 1978-08-02 Hitachi Ltd Semiconductor devices
US4045811A (en) * 1975-08-04 1977-08-30 Rca Corporation Semiconductor integrated circuit device including an array of insulated gate field effect transistors

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2738971A1 (fr) * 1995-09-19 1997-03-21 Schlumberger Ind Sa Procede de determination d'une cle de cryptage associee a un circuit integre
FR2738970A1 (fr) * 1995-09-19 1997-03-21 Schlumberger Ind Sa Procede de determination d'une cle diversifiee associee a un circuit integre
WO1997011442A1 (fr) * 1995-09-19 1997-03-27 Schlumberger Industries S.A. Procede de determination d'une cle de cryptage associee a un circuit integre
WO2001052207A1 (de) * 2000-01-11 2001-07-19 Infineon Technologies Ag Halbleiterchip mit eindeutiger identität und verfahren zur festlegung der eindeutigen identität eines halbleiterchips

Also Published As

Publication number Publication date
FR2471083B1 (2) 1983-08-12

Similar Documents

Publication Publication Date Title
FR2486717A1 (fr) Dispositif de transistor pour circuit integre
US4409434A (en) Transistor integrated device, particularly usable for coding purposes
Oklobdzija The computer engineering handbook
US10381542B2 (en) Trilayer Josephson junction structure with small air bridge and no interlevel dielectric for superconducting qubits
EP0793271A2 (en) Semiconductor device having a metal silicide film and method of fabricating the same
CH627877A5 (fr) Substrat d'interconnexion de composants electroniques a circuits integres.
JPH09293654A (ja) 荷電粒子ビーム露光装置用透過マスク及びそれを利用した露光装置
EP0694846A1 (fr) Procédé de brouillage numérique et application à un circuit programmable
US5599736A (en) Fabrication method for polysilicon contact plugs
US4849248A (en) Ion implantation method for making silicon-rich silicon dioxide film
FR2471083A1 (fr) Dispositif de circuit integre a transistors mos, utilisable notamment pour le codage
US4477962A (en) Process for and structure of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines
JP2000150862A (ja) 半導体素子
US20170148740A1 (en) Advanced metallization for damage repair
TW478069B (en) Semiconductor device and method of manufacturing a semiconductor device
US6284627B1 (en) Method for wiring semi-conductor components in order to prevent product piracy and manipulation, semi-conductors component made according to this method and use of said semi-conductor component in a chip card
JPH0595115A (ja) Ｍｏｓトランジスタの製造方法
CN1291477C (zh) 改善内连线结构的电性质量的方法
KR100499755B1 (ko) Ｍｄｄ 와 선택적 ｃｖｄ 실리사이드를 갖는 디프서브미크론 ｃｍｏｓ 소스/드레인 제조방법
Dodson Overlapping aluminum-gate quantum dots for valley-orbit based qubits in Si/SiGe
RU2214649C2 (ru) Способ изготовления полупроводникового элемента с частично проходящей в подложке разводкой, а также изготовленный этим способом полупроводниковый элемент
US20250234548A1 (en) Three-dimensional memory device and fabrication method for enhanced reliability
US6396149B1 (en) Method for double-layer implementation of metal options in an integrated chip for efficient silicon debug
Pessa On the Hamiltonian treatment of a quantum scalar field in a Bianchi I universe: I: Time-dependent operator theory
FR2471086A1 (fr) Circuit a transistors pour la realisation de fonctions logiques

Legal Events

Date Code Title Description
ST Notification of lapse