FR2789247B1 - Circuit electronique modulaire a synchronisation amelioree - Google Patents
Circuit electronique modulaire a synchronisation amelioreeInfo
- Publication number
- FR2789247B1 FR2789247B1 FR9900930A FR9900930A FR2789247B1 FR 2789247 B1 FR2789247 B1 FR 2789247B1 FR 9900930 A FR9900930 A FR 9900930A FR 9900930 A FR9900930 A FR 9900930A FR 2789247 B1 FR2789247 B1 FR 2789247B1
- Authority
- FR
- France
- Prior art keywords
- electronic circuit
- modular electronic
- improved synchronization
- synchronization
- improved
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
- G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR9900930A FR2789247B1 (fr) | 1999-01-28 | 1999-01-28 | Circuit electronique modulaire a synchronisation amelioree |
| US09/491,327 US6772358B1 (en) | 1999-01-28 | 2000-01-26 | System and method for coordinating activation of a plurality of modules through the use of synchronization cells comprising a latch and regulating circuits |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR9900930A FR2789247B1 (fr) | 1999-01-28 | 1999-01-28 | Circuit electronique modulaire a synchronisation amelioree |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| FR2789247A1 FR2789247A1 (fr) | 2000-08-04 |
| FR2789247B1 true FR2789247B1 (fr) | 2004-10-15 |
Family
ID=9541307
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR9900930A Expired - Fee Related FR2789247B1 (fr) | 1999-01-28 | 1999-01-28 | Circuit electronique modulaire a synchronisation amelioree |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6772358B1 (fr) |
| FR (1) | FR2789247B1 (fr) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7680231B2 (en) * | 2006-02-08 | 2010-03-16 | Freescale Semiconductor, Inc. | Adaptive variable length pulse synchronizer |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5247976B2 (fr) * | 1973-03-16 | 1977-12-06 | ||
| JPS5797130A (en) * | 1980-12-05 | 1982-06-16 | Nec Corp | Data processor |
| JPS6095643A (ja) * | 1983-10-28 | 1985-05-29 | Fujitsu Ltd | 多段演算パイプライン診断方式 |
| JPS62191910A (ja) * | 1986-02-18 | 1987-08-22 | Nec Corp | クロツク制御方式 |
| US5034967A (en) * | 1988-11-14 | 1991-07-23 | Datapoint Corporation | Metastable-free digital synchronizer with low phase error |
| US5440721A (en) * | 1992-03-24 | 1995-08-08 | Sony Electronics, Inc. | Method and apparatus for controlling signal timing of cascaded signal processing units |
| AU652896B2 (en) * | 1992-09-29 | 1994-09-08 | Matsushita Electric Industrial Co., Ltd. | Arithmetic apparatus |
| JP2636695B2 (ja) * | 1993-08-03 | 1997-07-30 | 日本電気株式会社 | パイプライン処理回路 |
| JP2924766B2 (ja) * | 1996-02-09 | 1999-07-26 | 日本電気株式会社 | ホールドタイムエラー除去方式及び方法 |
| US5818890A (en) * | 1996-09-24 | 1998-10-06 | Motorola, Inc. | Method for synchronizing signals and structures therefor |
| US5987620A (en) * | 1997-09-19 | 1999-11-16 | Thang Tran | Method and apparatus for a self-timed and self-enabled distributed clock |
| US6421818B1 (en) * | 1998-02-20 | 2002-07-16 | Lsi Logic Corporation | Efficient top-down characterization method |
| US6041419A (en) * | 1998-05-27 | 2000-03-21 | S3 Incorporated | Programmable delay timing calibrator for high speed data interface |
| KR100319897B1 (ko) * | 2000-01-31 | 2002-01-10 | 윤종용 | 파이프라인 구조에서의 데이터 테스트 시간을 줄일 수있는 반도체 메모리장치 |
-
1999
- 1999-01-28 FR FR9900930A patent/FR2789247B1/fr not_active Expired - Fee Related
-
2000
- 2000-01-26 US US09/491,327 patent/US6772358B1/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US6772358B1 (en) | 2004-08-03 |
| FR2789247A1 (fr) | 2000-08-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE60024042D1 (de) | Stossfeste elektronische Schaltung | |
| GB9930051D0 (en) | Electronic circuit | |
| GB2334396B (en) | Connecting a plurality of circuit boards | |
| EP1109151A4 (fr) | Trieuse-liseuse electronique | |
| DE50005362D1 (de) | Ein schalter-eingangsstromkreis | |
| DE60007218D1 (de) | Flipflop-Schaltung | |
| PL342681A1 (en) | Switch-type electronic power circuit | |
| GB2360404B (en) | Electronic circuit | |
| GB9925629D0 (en) | Electronic circuits | |
| DE60005762D1 (de) | Elektronische Kamera | |
| DE60036171D1 (de) | Pegelschieberschaltung | |
| EP1154457A4 (fr) | Tube electronique | |
| NO20003152L (no) | Multipolar elektromagnetisk svitsjemodul | |
| FR2754655B1 (fr) | Interrupteur electronique a alimentation deux fils | |
| FI990819L (fi) | Piirilevylle tehty foliosulake | |
| DE50008514D1 (de) | Flipflop-schaltungsanordnung | |
| DE60028934D1 (de) | Schaltungsanordnung | |
| GB9925593D0 (en) | Clock generator circuit | |
| GB9930675D0 (en) | Electronic circuit | |
| ID29998A (id) | Sirkuit pengubah frekuensi sinkron | |
| DE59903853D1 (de) | Elektronische schaltungsanordnung | |
| EP0989742A4 (fr) | Circuit de deviation horizontal | |
| DE69922271D1 (de) | Leiterplattenherstellungsmethode | |
| DE60005354D1 (de) | Leiterplattenherstellung | |
| EP1014233A4 (fr) | Horloge electronique |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| ST | Notification of lapse |
Effective date: 20091030 |