FR3070221B1 - Transistors mos en parallele - Google Patents
Transistors mos en parallele Download PDFInfo
- Publication number
- FR3070221B1 FR3070221B1 FR1757701A FR1757701A FR3070221B1 FR 3070221 B1 FR3070221 B1 FR 3070221B1 FR 1757701 A FR1757701 A FR 1757701A FR 1757701 A FR1757701 A FR 1757701A FR 3070221 B1 FR3070221 B1 FR 3070221B1
- Authority
- FR
- France
- Prior art keywords
- parallel
- mos transistors
- insulating trenches
- transistors
- separated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/113—Isolations within a component, i.e. internal isolations
- H10D62/115—Dielectric isolations, e.g. air gaps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
- H10D62/213—Channel regions of field-effect devices
- H10D62/221—Channel regions of field-effect devices of FETs
- H10D62/235—Channel regions of field-effect devices of FETs of IGFETs
- H10D62/292—Non-planar channels of IGFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0151—Manufacturing their isolation regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
- H10W10/014—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations
- H10W10/0143—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations comprising concurrently refilling multiple trenches having different shapes or dimensions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
- H10W10/17—Isolation regions comprising dielectric materials formed using trench refilling with dielectric materials, e.g. shallow trench isolations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0128—Manufacturing their channels
Landscapes
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
L'invention concerne une puce électronique comprenant : des premiers transistors (8) connectés en parallèle et séparés les uns des autres par des premières tranchées isolantes (S2) ; et des seconds transistors (4) séparés les uns des autres par des secondes tranchées isolantes (S1), les premières tranchées isolantes ayant une largeur maximale inférieure aux largeurs maximales de toutes les secondes tranchées isolantes.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR1757701A FR3070221B1 (fr) | 2017-08-16 | 2017-08-16 | Transistors mos en parallele |
| US16/059,654 US10892321B2 (en) | 2017-08-16 | 2018-08-09 | MOS transistors in parallel |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR1757701 | 2017-08-16 | ||
| FR1757701A FR3070221B1 (fr) | 2017-08-16 | 2017-08-16 | Transistors mos en parallele |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| FR3070221A1 FR3070221A1 (fr) | 2019-02-22 |
| FR3070221B1 true FR3070221B1 (fr) | 2020-05-15 |
Family
ID=60923581
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR1757701A Expired - Fee Related FR3070221B1 (fr) | 2017-08-16 | 2017-08-16 | Transistors mos en parallele |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US10892321B2 (fr) |
| FR (1) | FR3070221B1 (fr) |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4379305A (en) | 1980-05-29 | 1983-04-05 | General Instrument Corp. | Mesh gate V-MOS power FET |
| JP3157357B2 (ja) | 1993-06-14 | 2001-04-16 | 株式会社東芝 | 半導体装置 |
| JP2001185721A (ja) * | 1999-12-22 | 2001-07-06 | Nec Corp | 半導体装置 |
| JP2002118253A (ja) * | 2000-10-11 | 2002-04-19 | Sony Corp | 半導体装置およびその製造方法 |
| JP5000125B2 (ja) * | 2005-11-15 | 2012-08-15 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| KR101446331B1 (ko) * | 2008-02-13 | 2014-10-02 | 삼성전자주식회사 | 반도체 소자의 제조 방법 |
| US8329587B2 (en) | 2009-10-05 | 2012-12-11 | Applied Materials, Inc. | Post-planarization densification |
| DE102010000888B4 (de) * | 2010-01-14 | 2019-03-28 | Robert Bosch Gmbh | Verfahren zum Ausbilden von Aussparungen in einem Halbleiterbauelement und mit dem Verfahren hergestelltes Bauelement |
| US8987831B2 (en) * | 2012-01-12 | 2015-03-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | SRAM cells and arrays |
| FR3070222A1 (fr) | 2017-08-16 | 2019-02-22 | Stmicroelectronics (Rousset) Sas | Puce comprenant deux transistors mos en parallele |
-
2017
- 2017-08-16 FR FR1757701A patent/FR3070221B1/fr not_active Expired - Fee Related
-
2018
- 2018-08-09 US US16/059,654 patent/US10892321B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US10892321B2 (en) | 2021-01-12 |
| US20190058034A1 (en) | 2019-02-21 |
| FR3070221A1 (fr) | 2019-02-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU2017286676A8 (en) | Purification of multispecific antibodies | |
| CA3156451A1 (fr) | Anticorps ayant une specificite pour la nectine -4 et leurs utilisations | |
| AU2018251801A8 (en) | Novel type VI CRISPR orthologs and systems | |
| EA201892693A1 (ru) | Белки, содержащие одноцепочечный вариабельный фрагмент, связывающийся с cd3 | |
| MA43773B1 (fr) | Immunoglobulines génétiquement transformées ayant une liaison à fcrn altérée | |
| EP2592652A3 (fr) | Circuit et procédé de condensateur variable | |
| GB2571652A (en) | Vertical transistors with merged active area regions | |
| CY1119599T1 (el) | Μορια αντισωματων δεσμευσης-θρομβινης και χρησεις εξ’ αυτων | |
| JOP20220346A1 (ar) | أجسام مضادة عالية الألفة تستهدف فسفرة تاو في سيرين 413 | |
| CY1125547T1 (el) | Μεθοδοι και συσκευες για τον προσδιορισμο καταστασεων νοσου σε πραγματικο χρονο με βαση τα νουκλεϊκα οξεα | |
| MX2020007393A (es) | Compuestos de fósforo(n)amidatacetal y fosf(on)atalcetal. | |
| MX2021006515A (es) | Composiciones de methylobacterium para mejorar el rendimiento del maíz. | |
| MX2019010895A (es) | Formulacion liquida de anticuerpo anti-tnf alfa. | |
| JOP20190164B1 (ar) | تركيبات وطرق لعلاج داء فاربر | |
| EA202191448A1 (ru) | Смешанные связывающие домены | |
| WO2019209859A8 (fr) | Vecteurs chimériques | |
| FR3075467B1 (fr) | Couvercle de boitier de circuit electronique | |
| FR3070221B1 (fr) | Transistors mos en parallele | |
| WO2018227063A8 (fr) | Anticorps anti-robo2, compositions, méthodes et utilisations | |
| WO2009145441A3 (fr) | Circuit inverseur | |
| WO2019160990A3 (fr) | Circuit de démarrage pour circuits de collecte d'énergie | |
| EP2957985A3 (fr) | Circuit de commande et système de commande | |
| GEP20237484B (en) | Antibody variants | |
| MX2022015772A (es) | Proteínas enpp1 o enpp3 solubles y sus usos. | |
| MX2019009200A (es) | Composiciones y métodos para inhibir el reticulón 4. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PLSC | Publication of the preliminary search report |
Effective date: 20190222 |
|
| PLFP | Fee payment |
Year of fee payment: 3 |
|
| PLFP | Fee payment |
Year of fee payment: 4 |
|
| ST | Notification of lapse |
Effective date: 20220405 |