FR3087982B1 - Procede et circuit de multiplexage temporel d'acces concurrents a une ressource informatique - Google Patents

Procede et circuit de multiplexage temporel d'acces concurrents a une ressource informatique Download PDF

Info

Publication number
FR3087982B1
FR3087982B1 FR1860117A FR1860117A FR3087982B1 FR 3087982 B1 FR3087982 B1 FR 3087982B1 FR 1860117 A FR1860117 A FR 1860117A FR 1860117 A FR1860117 A FR 1860117A FR 3087982 B1 FR3087982 B1 FR 3087982B1
Authority
FR
France
Prior art keywords
time
access
critical program
processing
time slot
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR1860117A
Other languages
English (en)
Other versions
FR3087982A1 (fr
Inventor
Farouk Hebbache
Mathieu Jan
Florian Brandner
Laurent Pautet
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institut Mines Telecom IMT
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA, Commissariat a lEnergie Atomique et aux Energies Alternatives CEA filed Critical Commissariat a lEnergie Atomique CEA
Priority to FR1860117A priority Critical patent/FR3087982B1/fr
Priority to PCT/FR2019/052513 priority patent/WO2020089542A1/fr
Priority to EP19813627.7A priority patent/EP3850486A1/fr
Priority to US17/289,270 priority patent/US12045671B2/en
Publication of FR3087982A1 publication Critical patent/FR3087982A1/fr
Application granted granted Critical
Publication of FR3087982B1 publication Critical patent/FR3087982B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G06F9/526—Mutual exclusion algorithms
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)

Abstract

L'invention porte sur un procédé mis en œuvre par ordinateur d'arbitrage entre des programmes informatiques cherchant à accéder concurremment à une ressource partagée en émettant chacun une requête d'accès. Le procédé réalise un accès multiple à répartition dans le temps selon lequel le temps est divisé en créneaux temporels chacun alloué à un programme critique pour un accès à la ressource partagée, chaque créneau temporel comprenant une pluralité d'unités de temps. Le procédé exploite une marge de traitement associée à chaque programme critique pour retarder une échéance de traitement d'une requête d'accès émise par le programme critique. Le procédé comprend, à chaque unité de temps, une étape de sélection d'une requête d'accès en attente et une étape de détermination d'une autorisation de traitement immédiat de la requête d'accès sélectionnée. Cette détermination comprend pour une unité de temps ne correspondant pas au début d'un créneau temporel, lorsque le programme critique auquel le prochain créneau temporel est alloué n'a pas émis la requête sélectionnée, l'autorisation du traitement immédiat de la requête sélectionnée si la marge de traitement du programme critique auquel le prochain créneau temporel est alloué est supérieure à un seuil.
FR1860117A 2018-10-31 2018-10-31 Procede et circuit de multiplexage temporel d'acces concurrents a une ressource informatique Active FR3087982B1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
FR1860117A FR3087982B1 (fr) 2018-10-31 2018-10-31 Procede et circuit de multiplexage temporel d'acces concurrents a une ressource informatique
PCT/FR2019/052513 WO2020089542A1 (fr) 2018-10-31 2019-10-22 Procédé et circuit de multiplexage temporel d'accès concurrents à une ressource informatique
EP19813627.7A EP3850486A1 (fr) 2018-10-31 2019-10-22 Procédé et circuit de multiplexage temporel d'accès concurrents à une ressource informatique
US17/289,270 US12045671B2 (en) 2018-10-31 2019-10-22 Time-division multiplexing method and circuit for arbitrating concurrent access to a computer resource based on a processing slack associated with a critical program

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR1860117A FR3087982B1 (fr) 2018-10-31 2018-10-31 Procede et circuit de multiplexage temporel d'acces concurrents a une ressource informatique

Publications (2)

Publication Number Publication Date
FR3087982A1 FR3087982A1 (fr) 2020-05-01
FR3087982B1 true FR3087982B1 (fr) 2020-12-04

Family

ID=65861387

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1860117A Active FR3087982B1 (fr) 2018-10-31 2018-10-31 Procede et circuit de multiplexage temporel d'acces concurrents a une ressource informatique

Country Status (4)

Country Link
US (1) US12045671B2 (fr)
EP (1) EP3850486A1 (fr)
FR (1) FR3087982B1 (fr)
WO (1) WO2020089542A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2023452508A1 (en) * 2022-08-01 2025-05-01 William Robert Reohr Integrated superconducting memory and logic pipelines

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6061361A (en) * 1997-06-19 2000-05-09 Advanced Micro Devices, Inc. Time multiplexed scheme for deadlock resolution in distributed arbitration
EP1550953A1 (fr) * 2003-12-29 2005-07-06 CNX S.p.A. Méthode et dispositif implémentant le multiplexage temporel d'accès à une mémoire RAM à deux ports de plusieurs sources de données disposant d'horloges indépendantes.
US7596647B1 (en) * 2006-09-18 2009-09-29 Nvidia Corporation Urgency based arbiter
US20090217280A1 (en) * 2008-02-21 2009-08-27 Honeywell International Inc. Shared-Resource Time Partitioning in a Multi-Core System
US8695002B2 (en) * 2009-10-20 2014-04-08 Lantiq Deutschland Gmbh Multi-threaded processors and multi-processor systems comprising shared resources
US9189379B2 (en) * 2013-02-06 2015-11-17 Avago Technologies General Ip (Singapore) Pte. Ltd. Buffer for managing data samples in a read channel
US20160283272A1 (en) * 2015-03-25 2016-09-29 Intel Corporation Shared resource access control method and apparatus
US10908955B2 (en) * 2018-03-22 2021-02-02 Honeywell International Inc. Systems and methods for variable rate limiting of shared resource access
CN110556390B (zh) * 2018-05-31 2024-09-27 松下知识产权经营株式会社 摄像装置
FR3082029B1 (fr) * 2018-06-05 2020-07-10 Thales Controleur de partage de ressources d'une plate-forme informatique et procede associe de partage des ressources

Also Published As

Publication number Publication date
US20210397488A1 (en) 2021-12-23
EP3850486A1 (fr) 2021-07-21
FR3087982A1 (fr) 2020-05-01
US12045671B2 (en) 2024-07-23
WO2020089542A1 (fr) 2020-05-07

Similar Documents

Publication Publication Date Title
Duggan et al. Performance prediction for concurrent database workloads
NZ582897A (en) Allocating computing resources to authorised requesters based on ranking criteria
US7577780B2 (en) Fine-grained bandwidth control arbiter and the method thereof
Debergh et al. Measuring the nursing workload per shift in the ICU
PH12020550564A1 (en) Autonomous and integrated system, method and computer program for dynamic optimisation and allocation of resources for defined spaces and time periods
MY205945A (en) Autonomous and integrated system, method and computer program for dynamic optimisation and allocation of resources for defined spaces and time periods
WO2007146898A3 (fr) système et procédé pour un arbitrage de ressources configurable par un utilisateur dans un système de commande de processus
US20130139172A1 (en) Controlling the use of computing resources in a database as a service
FR3072800B1 (fr) Synchronisation dans un agencement de traitement a paves multiples
JP2015529367A5 (fr)
Li et al. Rates of cardiovascular disease and major adverse cardiovascular events in patients with psoriatic arthritis compared to patients without psoriatic arthritis
WO2017147331A1 (fr) Réglage de ressources dynamique basé sur un comportement d'utilisateur
JP2014059640A5 (fr)
KR20190082308A (ko) 듀얼 모드 로컬 데이터 저장
FR3087982B1 (fr) Procede et circuit de multiplexage temporel d'acces concurrents a une ressource informatique
JP2020188505A5 (fr)
US20140181768A1 (en) Automated performance verification for integrated circuit design
Martin et al. Effect of weekend admission on process of care and clinical outcomes for the management of acute coronary syndromes: a retrospective analysis of three UK centres
US10318457B2 (en) Method and apparatus for split burst bandwidth arbitration
Labhardt et al. Adoption of new HIV treatment guidelines and drug substitutions within first‐line as a measure of quality of care in rural Lesotho: health centers and hospitals compared
GB2504812A (en) Load balancing in a SAP (RTM) system for processors allocated to data intervals based on system load
JP2014016730A5 (fr)
JP2019168800A (ja) 工程改善支援システムおよび工程改善支援方法
CN107220166B (zh) 一种cpu占用率的统计方法及装置
CN111815212B (zh) 路径规划方法、装置及存储介质

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20200501

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4

TQ Partial transmission of property

Owner name: INSTITUT MINES-TELECOM, FR

Effective date: 20211119

Owner name: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERG, FR

Effective date: 20211119

PLFP Fee payment

Year of fee payment: 5

PLFP Fee payment

Year of fee payment: 6

PLFP Fee payment

Year of fee payment: 7