GR3019524T3 - Stuffing decision circuit - Google Patents

Stuffing decision circuit

Info

Publication number
GR3019524T3
GR3019524T3 GR960400913T GR960400913T GR3019524T3 GR 3019524 T3 GR3019524 T3 GR 3019524T3 GR 960400913 T GR960400913 T GR 960400913T GR 960400913 T GR960400913 T GR 960400913T GR 3019524 T3 GR3019524 T3 GR 3019524T3
Authority
GR
Greece
Prior art keywords
stuffing
bit rate
stuffing decision
decision circuit
decision
Prior art date
Application number
GR960400913T
Other languages
Greek (el)
English (en)
Inventor
Ralph Dipl-Ing Urbansky
Miguel Dr Ing Robledo
Original Assignee
Philips Patentverwaltung
Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Patentverwaltung, Philips Electronics Nv filed Critical Philips Patentverwaltung
Publication of GR3019524T3 publication Critical patent/GR3019524T3/el

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Supplying Of Containers To The Packaging Station (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Manipulation Of Pulses (AREA)
  • Circuits Of Receivers In General (AREA)
  • Television Systems (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
  • Basic Packing Technique (AREA)
  • Investigating Or Analyzing Materials By The Use Of Ultrasonic Waves (AREA)
GR960400913T 1989-08-09 1996-04-02 Stuffing decision circuit GR3019524T3 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3926251A DE3926251A1 (de) 1989-08-09 1989-08-09 Stopfentscheidungsschaltung

Publications (1)

Publication Number Publication Date
GR3019524T3 true GR3019524T3 (en) 1996-07-31

Family

ID=6386763

Family Applications (1)

Application Number Title Priority Date Filing Date
GR960400913T GR3019524T3 (en) 1989-08-09 1996-04-02 Stuffing decision circuit

Country Status (6)

Country Link
EP (1) EP0412575B1 (fr)
AT (1) ATE132677T1 (fr)
DE (2) DE3926251A1 (fr)
DK (1) DK0412575T3 (fr)
ES (1) ES2083987T3 (fr)
GR (1) GR3019524T3 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4108429A1 (de) * 1991-03-15 1992-09-17 Philips Patentverwaltung Uebertragungssystem fuer die digitale synchrone hierarchie
DE4110933A1 (de) * 1991-04-04 1992-10-08 Philips Patentverwaltung Uebertragungssystem fuer die synchrone digitale hierachie
ITMI20051286A1 (it) * 2005-07-08 2007-01-09 Alcatel Italia Dispositivo e metodo per mappare-demappare in segnale tributario in-da trame di trasporto

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0035795B1 (fr) * 1980-03-10 1985-12-04 Nec Corporation Dispositif de synchronisation de fourrage avec tremblotement réduit de l'échantillon

Also Published As

Publication number Publication date
EP0412575A2 (fr) 1991-02-13
ES2083987T3 (es) 1996-05-01
DK0412575T3 (da) 1996-05-13
EP0412575A3 (en) 1992-03-25
ATE132677T1 (de) 1996-01-15
EP0412575B1 (fr) 1996-01-03
DE3926251A1 (de) 1991-02-14
DE59010029D1 (de) 1996-02-15

Similar Documents

Publication Publication Date Title
EP0278079A3 (en) Nrz phase-locked loop circuit with associated monitor and recovery circuitry
FR2630871B1 (fr) Procede et dispositif d'adjonction et de separation d'un canal numerique a bas debit au canal numerique a haut debit d'une liaison de transmission
DE69034026D1 (de) Taktjitter-Korrekturschaltungen zur Regenerierung von Taktsignalen mit Jitter
CA2004842A1 (fr) Boucle a phase asservie a instabilite de phase reduite dans le signal de sortie
TW276380B (en) Coarse frequency burst detector for a wireline communications system
EP0412575A3 (en) Stuffing decision circuit
US4996444A (en) Clock recovery circuit
CA1278833C (fr) Generateur de signaux d'horloge de synchronisation
EP0471207A3 (en) Circuit for the regeneration and synchronisation of a digital signal
GB9600293D0 (en) Improvements in or relating to noise reduction
US4837782A (en) CMI decoder
KR100276742B1 (ko) Efm 신호 프레임 주기 검출 회로 및 efm 신호 재생용비트 동기화 클록 신호의 주파수 제어 시스템
EP1313256A3 (fr) Dispositif de récupération d'horloge
AU5643296A (en) Padding process for plesiochronous data transmission (ii)
DE58909161D1 (de) Schaltungsanordnung zur Umsteuerung zwischen verschiedenen Flimmerreduktionsverfahren in einem Fernsehempfänger.
SE8501803D0 (sv) Sett och anordning for att faslasa en styrd oscillators signal till en referensoscillators signal
DE69721183D1 (de) Digitalsignalwiedergabe
DE69333381D1 (de) Serieller Frequenzumsetzer mit Tolerierung von Jitter an der Nutzlast
EP0418641A3 (en) Asynchronization device for a digital signal
FR2559331B1 (fr) Procede et circuit pour la production d'impulsions destinees a un codeur ou decodeur pal ou secam
CA1298357C (fr) Circuit de restitution de signaux d'horloge
SU1019656A1 (ru) Устройство дл приема биимпульсных сигналов
ES2071395T3 (es) Procedimiento para el control de un sistema de frecuencia dotado con una entrada de modulacion.
FR2553606B1 (fr) Dispositif pour ameliorer le fonctionnement aux frequences elevees des circuits integres logiques, en particulier de la famille ecl
KR910011034A (ko) Agc출력을 이용한 aft방법