HK72094A - Computer bus with virtual memory data transfer capability using virtual address/data lines - Google Patents

Computer bus with virtual memory data transfer capability using virtual address/data lines

Info

Publication number
HK72094A
HK72094A HK72094A HK72094A HK72094A HK 72094 A HK72094 A HK 72094A HK 72094 A HK72094 A HK 72094A HK 72094 A HK72094 A HK 72094A HK 72094 A HK72094 A HK 72094A
Authority
HK
Hong Kong
Prior art keywords
bus
data transfer
virtual memory
present
virtual
Prior art date
Application number
HK72094A
Other languages
English (en)
Inventor
Bechtolshelm Andreas
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of HK72094A publication Critical patent/HK72094A/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Static Random-Access Memory (AREA)
HK72094A 1989-02-21 1994-07-28 Computer bus with virtual memory data transfer capability using virtual address/data lines HK72094A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/313,250 US5121487A (en) 1989-02-21 1989-02-21 High speed bus with virtual memory data transfer capability using virtual address/data lines

Publications (1)

Publication Number Publication Date
HK72094A true HK72094A (en) 1994-08-05

Family

ID=23214975

Family Applications (1)

Application Number Title Priority Date Filing Date
HK72094A HK72094A (en) 1989-02-21 1994-07-28 Computer bus with virtual memory data transfer capability using virtual address/data lines

Country Status (9)

Country Link
US (1) US5121487A (fr)
JP (1) JPH0661075B2 (fr)
KR (1) KR930009063B1 (fr)
AU (1) AU628407B2 (fr)
CA (1) CA2007690C (fr)
DE (1) DE4003759C2 (fr)
FR (1) FR2643476B1 (fr)
GB (3) GB2228349B (fr)
HK (1) HK72094A (fr)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR930002316B1 (ko) * 1989-05-10 1993-03-29 미쯔비시덴끼 가부시끼가이샤 버스제어방법 및 화상처리 장치
US5461723A (en) * 1990-04-05 1995-10-24 Mit Technology Corp. Dual channel data block transfer bus
US5253348A (en) * 1990-12-28 1993-10-12 Apple Computer, Inc. Method of arbitration for buses operating at different speeds
US5386566A (en) * 1991-03-20 1995-01-31 Hitachi, Ltd. Inter-processor communication method for transmitting data and processor dependent information predetermined for a receiving process of another processor
US5280591A (en) * 1991-07-22 1994-01-18 International Business Machines, Corporation Centralized backplane bus arbiter for multiprocessor systems
GB2258069B (en) * 1991-07-25 1995-03-29 Intel Corp High speed computer graphics bus
US5355455A (en) * 1991-11-19 1994-10-11 International Business Machines Corporation Method and apparatus for avoiding deadlock in a computer system with two or more protocol-controlled buses interconnected by a bus adaptor
GB2283596B (en) * 1993-11-01 1998-07-01 Ericsson Ge Mobile Communicat Multiprocessor data memory sharing
US5526496A (en) * 1994-04-22 1996-06-11 The University Of British Columbia Method and apparatus for priority arbitration among devices in a computer system
USD364142S (en) 1994-09-12 1995-11-14 The Lamson & Sessions Co. Light socket switch with timer
US5689660A (en) * 1995-02-28 1997-11-18 Hewlett-Packard Co. Enhanced peripheral component interconnect bus protocol
US5797018A (en) * 1995-12-07 1998-08-18 Compaq Computer Corporation Apparatus and method of preventing a deadlock condition in a computer system
US6141769A (en) 1996-05-16 2000-10-31 Resilience Corporation Triple modular redundant computer system and associated method
US5928346A (en) * 1996-09-11 1999-07-27 Hewlett-Packard Company Method for enhanced peripheral component interconnect bus split data transfer
US6069638A (en) * 1997-06-25 2000-05-30 Micron Electronics, Inc. System for accelerated graphics port address remapping interface to main memory
US6249853B1 (en) 1997-06-25 2001-06-19 Micron Electronics, Inc. GART and PTES defined by configuration registers
US6282625B1 (en) 1997-06-25 2001-08-28 Micron Electronics, Inc. GART and PTES defined by configuration registers
US6092219A (en) * 1997-12-03 2000-07-18 Micron Technology, Inc. Method for use of bus parking states to communicate diagnostic information
US6112316A (en) * 1997-12-03 2000-08-29 Micron Electronics, Inc. System for use of bus parking states to communicate diagnostic information
US6252612B1 (en) 1997-12-30 2001-06-26 Micron Electronics, Inc. Accelerated graphics port for multiple memory controller computer system
US6157398A (en) * 1997-12-30 2000-12-05 Micron Technology, Inc. Method of implementing an accelerated graphics port for a multiple memory controller computer system
US7071946B2 (en) * 1997-12-30 2006-07-04 Micron Technology, Inc. Accelerated graphics port for a multiple memory controller computer system
US6378013B1 (en) * 1998-09-17 2002-04-23 Micron Technology, Inc. System for assessing performance of computer systems
US6366969B1 (en) * 1998-09-17 2002-04-02 Micron Technology, Inc. Method of determining data transfer rate of a device by measuring the transfer rate of data between a virtual drive and the device
US7159128B2 (en) * 2003-04-16 2007-01-02 Seiko Epson Corporation Method and apparatus for selectively reducing the depth of digital data
US8406076B2 (en) 2010-06-28 2013-03-26 Sandisk Technologies Inc. FRDY pull-up resistor activation
US8416905B2 (en) 2010-09-24 2013-04-09 Intel Corporation Digital NRZI signal for serial interconnect communications between the link layer and physical layer

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3938098A (en) * 1973-12-26 1976-02-10 Xerox Corporation Input/output connection arrangement for microprogrammable computer
JPS5676654A (en) * 1979-11-29 1981-06-24 Fujitsu Ltd Bus transmission system
JPH0119185B2 (fr) * 1980-02-28 1989-04-10 Intel Corp
JPS5786180A (en) * 1980-11-17 1982-05-29 Hitachi Ltd Memory device having address converting mechanism
US4550368A (en) * 1982-07-02 1985-10-29 Sun Microsystems, Inc. High-speed memory and memory management system
US4494193A (en) * 1982-09-30 1985-01-15 At&T Bell Laboratories Deadlock detection and resolution scheme
US4628480A (en) * 1983-10-07 1986-12-09 United Technologies Automotive, Inc. Arrangement for optimized utilization of I/O pins
GB8405491D0 (en) * 1984-03-02 1984-04-04 Hemdal G Computers
US4933835A (en) * 1985-02-22 1990-06-12 Intergraph Corporation Apparatus for maintaining consistency of a cache memory with a primary memory
US5067071A (en) * 1985-02-27 1991-11-19 Encore Computer Corporation Multiprocessor computer system employing a plurality of tightly coupled processors with interrupt vector bus
US4910655A (en) * 1985-08-14 1990-03-20 Apple Computer, Inc. Apparatus for transferring signals and data under the control of a host computer
US4694395A (en) * 1985-11-25 1987-09-15 Ncr Corporation System for performing virtual look-ahead memory operations
US4763244A (en) * 1986-01-15 1988-08-09 Motorola, Inc. Paged memory management unit capable of selectively supporting multiple address spaces
US4766334A (en) * 1986-03-07 1988-08-23 The Singer Company Level clamp for Tri-state CMOS bus structure
US4774659A (en) * 1986-04-16 1988-09-27 Astronautics Corporation Of America Computer system employing virtual memory
US4803621A (en) * 1986-07-24 1989-02-07 Sun Microsystems, Inc. Memory access system
US4713827A (en) * 1986-11-10 1987-12-15 Ncr Corporation Terminator for a cmos transceiver device
JPS63163648A (ja) * 1986-12-26 1988-07-07 Hitachi Ltd メモリ管理装置
KR910007646B1 (ko) * 1987-05-01 1991-09-28 디지탈 이큅먼트 코오포레이숀 백플레인 버스

Also Published As

Publication number Publication date
JPH02289017A (ja) 1990-11-29
GB2228349B (en) 1993-10-27
GB2263349B (en) 1993-10-06
AU4379389A (en) 1990-08-30
CA2007690A1 (fr) 1990-08-21
CA2007690C (fr) 1998-04-28
GB2263378A (en) 1993-07-21
GB2263349A (en) 1993-07-21
DE4003759A1 (de) 1990-08-23
FR2643476A1 (fr) 1990-08-24
AU628407B2 (en) 1992-09-17
FR2643476B1 (fr) 1994-11-04
GB8924639D0 (en) 1989-12-20
GB9304139D0 (en) 1993-04-14
KR900013402A (ko) 1990-09-05
GB2228349A (en) 1990-08-22
DE4003759C2 (de) 1997-01-09
GB2263378B (en) 1993-10-06
US5121487A (en) 1992-06-09
GB9304140D0 (en) 1993-04-14
JPH0661075B2 (ja) 1994-08-10
KR930009063B1 (ko) 1993-09-22

Similar Documents

Publication Publication Date Title
HK72094A (en) Computer bus with virtual memory data transfer capability using virtual address/data lines
EP0262468A3 (fr) Dispositif de mémoire fifo reconfigurable
SE8405456L (sv) Mycket snabbt minnes- och minnesforvaltningssystem
DE69020569D1 (de) Modulares ein-/ausgabesystem für superrechner.
EP0368655A3 (fr) Système de communication utilisant une mémoire commune
EP0194415A3 (fr) Convertisseur de bus à bus
EP0275157A3 (fr) Système commandé par accès direct à mémoire
EP0388300A3 (fr) Commande pour accès direct à une mémoire
EP0231595A3 (fr) Dispositif de commande entrée/sortie pour un système de traitement de données
EP0164972A3 (fr) Système multiprocesseur à mémoire partagée
EP0798644A3 (fr) Méthode et appareil d'accès à un dispositif sélectionnable de puce dans un système de traitement de données
ES8106062A1 (es) Sistema de interconexion del tipo de cola circular
JPS54148346A (en) Memory access system for multi-processor system
JPS53129923A (en) Control system for input/output device
JPS54161854A (en) Input/output control system for information processor
SU656049A1 (ru) Устройство сопр жени
JPS5697124A (en) Connection disconnection system for terminal device
JPS5553720A (en) Data transfer control system
JPS5638631A (en) Data transfer apparatus
EP0377969A3 (fr) Systèmes d'ordinateurs à antémémoire d'entrée/sortie
JPS5750039A (en) Computer system
JPS55140937A (en) Data processing system
JPS5430734A (en) Display unit
JPS559247A (en) Input method of process data
HK52694A (en) Computer bus with virtual memory data transfer capability using virtual address/data lines

Legal Events

Date Code Title Description
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)

Effective date: 20031101

PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)